Untitled
Abstract: No abstract text available
Text: BENCHMARQ_ bq4015/bq4015Y 512Kx8 Nonvolatile SRAM Features General Description >• Data retention in the absence of power >- Automatic write-protection during power-up/power-down cycles >• Industry-standard 32-pin 512K x 8 pinout >- Conventional SRAM operation;
|
OCR Scan
|
bq4015/bq4015Y
512Kx8
32-pin
bq4015
304-bit
bq4015
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SAM S UN G E L E C T R O N I C S INC b?E D • 7 T b 4 1 4 2 0 0 1 7 5 ^ 4 7^4 PRELIMINARY KM68B261A BiCMOS SRAM 32,768 WORD X 8 Bit High-Speed CMOS Static RAM FEATURES GENERAL DESCRIPTION • Fast Access Time: 6, 7, 8 ns max. • Low Power Dissipation Standby (TTL)
|
OCR Scan
|
KM68B261A
170mA
KM68B261A
144-bit
300mil)
|
PDF
|
AO-A15
Abstract: 8l35 MCM72F6 MCM72F7
Text: MOTOROLA SEMICONDUCTOR Order TECHNICAL DATA this document by MCM72F6/D — – Advance Information 512KB and 1MB Synchronous Fast Static RAM Module MCM72F6 MCM72F7 The MCM72F6 512KB is configured as 64K x 72 bits and the MCM72F7 (1 MB) is configured as 128K x 72 bits, Both are packaged in a 168 pin dual–in–line memory
|
Original
|
MCM72F6/D
512KB
MCM72F6
MCM72F7
512KB)
Box5405,
l-303-675-21400
rl-600-441-2447
AO-A15
8l35
MCM72F6
MCM72F7
|
PDF
|
Untitled
Abstract: No abstract text available
Text: IB M 11 M 16730C B 16M x 72 D R A M M O D U LE Features • 1 6 8 Pin J E D E C S tandard, 8 Byte D ual In-line M e m o ry M odule • Au contacts • 1 6 M x 7 2 F ast P a g e M o d e D IM M • System P erform ance Benefits: • P erform ance: • O ptim ized for E C C applications
|
OCR Scan
|
16730C
110ns
130ns
07H1729
MMDL18DSU-00
IBM11M16730CB
|
PDF
|
ess u17
Abstract: 2m x 36 PQ351
Text: IB M 1 1 D 2 3 6 0 B A IB M 1 1 E 2 3 6 0 B A 2M x 36 D R A M M odule Features All inputs & outputs are fu lly TTL & CM O S com patible Fast Page M ode access cycle Refresh M odes: R AS -O nly and CBR 1024 refresh cycles distributed across 16ms 10/10 Addressing Row/Colum n
|
OCR Scan
|
72-Pin
110ns
130ns
2360BA
MMDS22DSU-00
IBM11
D2360BA
IBM11E2360BA
11D2360BA
ess u17
2m x 36
PQ351
|
PDF
|
Untitled
Abstract: No abstract text available
Text: b b q 4 0 1 5 /b q 4 0 1 5 Y BENCHMARQ 512Kx8 Nonvolatile SRAM Features General Description >- Data retention in the absence of power The CMOS bq4015 is a nonvolatile 4 ,1D4,304-bit static RAM organized as 524,288 words by 8 bits. The intégral control circuitry and lithium
|
OCR Scan
|
512Kx8
bq4015
304-bit
SR15/bq4015Y
bq4015MA
bq4015/bq4015Y
bq4015YMA
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CMOS SRAM KM68512AL/AL-L 65,536 WORD x 8 Bit High Speed CMOS Static RAM FEATURES GENERAL DESCRIPTION • Fast Access T im e : 55, 70ns Max. • Low Power Dissipation Standby (CMOS) : 10,« W(Typ.) L-Version 5,uW(Typ.) LL-Version Operating : 35mW(Typ.) • Single 5 ± 1 0 % V power supply
|
OCR Scan
|
KM68512AL/AL-L
KM68512ALG/ALG-L
32-SOP-525
KM68512ALT/ALT-L
32-TSOP1-0820F
KM68512AL/AL
288-bit
KM68512AL7AL-L
oto70
|
PDF
|
KM416S4020
Abstract: No abstract text available
Text: KM416S4020B CMOS SDRAM 2M x 16Bitx 2 Banks Synchronous DRAM GENERAL DESCRIPTION FEATURES The KM416S4020A is 67,108,864 bits synchronous high data • JEDEC standard 3.3V power supply • LVTTL compatible with multiplexed address • Dual banks operation rate Dynamic RAM organized as 2 x 2,097,152 words by 16
|
OCR Scan
|
KM416S4020B
16Bitx
KM416S4020BT-G/F8
KM416S402OBT-G/FH
KM416S4020BT-G/FL
KM416S4020BT-G/F10
KM416S4020A
10/AP
KM416S4020
|
PDF
|
KM688
Abstract: No abstract text available
Text: BiCMOS SRAM KM68B261A 32,768 WORD x 8 Bit High-Speed CMOS Static RAM FEATURES GENERAL DESCRIPTION • Fast Access Time: 6, 7, 8 ns max. • Low Power Dissipation Standby (TTL) : 90mA (max.) (CMOS): 20mA (max.) • Operating Current : 170mA (f = 100 MHz.)
|
OCR Scan
|
KM68B261A
170mA
32-SOJ-3QO
KM68B261A
144-bit
KM688261A
usi68B261A
200mV
KM688
|
PDF
|
TCA 255
Abstract: BQ2001 27217
Text: bq2001 BENCHMARQ h Energy Management Unit EMU Features General Description >• Microprocessor peripheral for battery management and related functions The BiCMOS bq2001 Energy Management Unit (EMU) is a lowpower microprocessor peripheral providing battery-management ser
|
OCR Scan
|
bq2001
bq2001
bq2001-based
400pAtyp.
700nAmax.
1991F
24-pin
TCA 255
27217
|
PDF
|
Untitled
Abstract: No abstract text available
Text: bq4015/bq4015Y BENCHMARQ 512Kx8 Nonvolatile SRAM Features General Description >• Data retention in the absence of power The CMOS bq4015 is a nonvolatile 4,194,304-bit static RAM organized as 524,288 words by 8 bits. The in te g r a l co n tro l c ir c u itr y and
|
OCR Scan
|
bq4015/bq4015Y
512Kx8
bq4015
304-bit
32-pin
bq4015
|
PDF
|
Untitled
Abstract: No abstract text available
Text: b q 4014 /b q 40 14 Y fe r B EN CH M A R Q 256Kx8 Nonvolatile SRAM Features General Description ► D ata retention in the absence of power The CMOS bq4014 is a nonvolatile 2,097,152-bit static RAM organized as 262,144 words by 8 bits. The in tegral control circuitry and lithium
|
OCR Scan
|
256Kx8
bq4014
152-bit
bq4014/bq4014Y
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CMOS SRAM KM681OOOBL/BL-L 131,072 WORD x 8 Bit CMOS Static RAM GENERAL DESCRIPTION FEATURES • Fast A c c e s s T im e : 55, 70, 85, 100ns M ax. • L o w P o w e r D issipation S ta n d b y (C M O S ) : 10.«W(Typ.) L-Version 5/i WfTyp.) LL-Version O p era tin g
|
OCR Scan
|
KM681OOOBL/BL-L
100ns
|
PDF
|
Untitled
Abstract: No abstract text available
Text: IBM0116165 IBM0116165M IBM0116165B IBM0116165P 1 M x 16 12/8 EDO DRAM Features • 1,048,576 word by 16 bit organization • Single 3.3V ± 0.3V or 5.0V ± 0.5V power supply • Standard Power SP and Low Power (LP) • 4096 Refresh Cycles - 64 ms Refresh Rate (SP version)
|
OCR Scan
|
IBM0116165
IBM0116165M
IBM0116165B
IBM0116165P
350ns
28H4723
SA14-4225-03
1DDL14L
0DD14Ã
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: p v F n h a n r pH dm2202/2212 edram V 1Mb x 4 Enhanced tynamic RAM i l Product Specification Features • 2Kbit SRAM Cache Memory for 12ns Random Reads Within a Page ■ Fast 4Mbit DRAM Array for 30ns Access to Any New Page ■ Write Posting Register for 12ns Random Writes and Burst Writes
|
OCR Scan
|
dm2202/2212
256-byte
DM2212)
|
PDF
|
HY5DU641622AT-55
Abstract: No abstract text available
Text: 64M 4Mx16 DDR SDRAM HY5DU641622AT Revision 0.6 April 2001 This document is a general product description and is subject to change without notice. 35 HY5DU641622AT 64Mb(4Mx16) D ouble Data Rate SDRAM PRELIMINARY DESCRIPTION The Hynix HV5DU641622 is a 67,108,864-bit CMOS Double Data Rate(DDR) Synchronous DRAM, ideally suited for the
|
OCR Scan
|
4Mx16)
HY5DU641622AT
HV5DU641622
864-bit
4Mx16
64M-bit
HY5DU641622AT-55
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Enhanced DM 1M36SJ/DM1M32SJ 1Mbx36/1Mbx32 Enhanced DRAM SIMM IVfemoiy Systems be. Product Specification Features Architecture • 2 KByte SRAM Cache Memory for 12ns Random Reads Within a Page ■ Fast DRAM Array for 30ns Access to Any New Page ■ Write Posting Register for 12ns Random Writes and Burst Writes
|
OCR Scan
|
1M36SJ/DM1M32SJ
1Mbx36/1Mbx32
|
PDF
|
lm358 current sense
Abstract: lm358 16pin diagram LM324 noise Enhancement Mode MOSFET Array pin configuration of LM358 disadvantages of mosfet
Text: P W R -N C H 2 0 1 -T-39-»-» 2-Channel MOSFET Array 400 V - 675 mA per channel POWER in t e g r a l s a a a Product Highlights 2 open-drain N-channel MOSFETs per package PWR-NCH201
|
OCR Scan
|
PWR-NCH201
OTO70°
PWR-NCH201BNC1
16-PIN
PWR-NCH201BNC2
PWR-NCH201BNC3
lm358 current sense
lm358 16pin diagram
LM324 noise
Enhancement Mode MOSFET Array
pin configuration of LM358
disadvantages of mosfet
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY KM68V1OOOBL/BL-L CMOS SRAM 131,072 WORD x 8 Bit CMOS Static RAM Low Voltage Operation FEATURES GENERAL DESCRIPTION • Fast Access Tim e: 7 0 ,100ns Max. • Low Power Dissipation Standby (CMOS) : 3//WfTyp.) L-Version 1.5^WfTyp.) LL-Version Operating
|
OCR Scan
|
KM68V1OOOBL/BL-L
100ns
KM68V1
32-SOP-525
KM68V1000BLT/BLT-L
32-TSOP
KM68V1OOOBLR/BLR-L
KM68V1000BL/BL-L
576-bit
|
PDF
|
W27e256
Abstract: W29CO20 *27e256 w29c020-70 CA0008 W27E257-12 W27E257-10 Winbond w27e256
Text: W27EOlO 128K x 8 ELECTRICALLY ERASABLE EPROM GENERAL DESCRIPTION The W27EOlO is a high speed, low power Electrically Erasable and Programmable Read Only Memory organized as 131072 x 8 bits that operates on a single 5 volt power supply. The W27EOlO provides an electrical chip erase function.
|
Original
|
W27EOlO
55/70/90/i
32-pin
DI13100
l-408-9436666
l-408-9436668
W27e256
W29CO20
*27e256
w29c020-70
CA0008
W27E257-12
W27E257-10
Winbond w27e256
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CMOS SRAM KM616V513 32,768 WORD x 16 Bit High-Speed CMOS Static RAM 3.3V Operating GENERAL DESCRIPTION FEATURES • Fast Access Time : 17, 20, 25ns(max.) ■ Low Power Dissipation Standby OTL) 3mA (max.) (CMOS) : 100,« A (max.) Operating KM616V513-17 :130m A (max.)
|
OCR Scan
|
KM616V513
KM616V513-17
KM616V513-20
KM616V513-25
110mA
KM616V513J
40-Pin
400mil)
KM616V513
288-bit
|
PDF
|
Untitled
Abstract: No abstract text available
Text: bq4014/bq4014Y 256Kx8 Nonvolatile SRAM Features General Description > D ata retention in th e absence of power The CMOS bq4014 is a nonvolatile 2,097,152-bit static RAM organized as 262,144 words by 8 bits. The integral control circuitry and lithium energy
|
OCR Scan
|
bq4014/bq4014Y
256Kx8
32-pin
10-year
bq4014
152-bit
|
PDF
|