schematic symbols
Abstract: ispLEVER project Navigator Using Hierarchy in VHDL Design lpc interface schematic
Text: FPGA Schematic Design Step Guide FPGA Schematic Design Step Guide Schematic design is a powerful design method to help illustrate your design hierarchy and signal interconnect. The ispLEVER 5.1 software supports schematic/VHDL and schematic/Verilog HDL entries for FPGAs, including
|
Original
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: Preliminary Product Brief May 13, 2003 SDM3G13 ~1.06 Gbits/s—3.3 Gbits/s Serializer and Deserializer Macro 0.13 µm Technology, RX PLL Features • Designed to operate in Ethernet, Fibre Channel, and SONET/SDH (synchronous digital hierarchy) applications.
|
Original
|
PDF
|
SDM3G13
C--125
Hz--168
PB03-126SRDS
|
100-PIN
Abstract: 78P7200 84-PIN PM4341 PM6341 PM7345
Text: PM7345 S/UNI-PDH DATA SHEET PMC-931011 ISSUE 6 SATURN USER-NETWORK INTERFACE PM7345 TM S/UNI- PDH S/UNI-PDH SATURN USER-NETWORK INTERFACE FOR ATM PLESIOCHRONOUS DIGITAL HIERARCHY DATACOM DATA SHEET ISSUE 6: JUNE 1998 PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
|
Original
|
PDF
|
PM7345
PMC-931011
PM7345
PMC-930818,
PMC-930818
100-PIN
78P7200
84-PIN
PM4341
PM6341
|
PM7345-RI
Abstract: Hierarchy SATURN PM7345 PMC-931011
Text: PM7345 S/UNI-PDH ERRATA PMC-950649 ISSUE 4 SATURN USER NETWORK INTERFACE FOR ATM PLESIOCHRONOUS DIGITAL HIERARCHY PM7345 TM S/UNI- PDH S/UNI-PDH SATURN USER NETWORK INTERFACE FOR ATM PLESIOCHRONOUS DIGITAL HIERARCHY ERRATA ISSUE 4: JULY 1998 PMC-Sierra, Inc.
|
Original
|
PDF
|
PM7345
PMC-950649
PM7345
PM-950649
PMC-931011
PM7345-RI
Hierarchy
SATURN
PMC-931011
|
AN005
Abstract: dr26 C8051 dr25 diode datasheet dr25 diode specifications B-100 C8051F000 C8051F001 C8051F002 C8051F005
Text: CYGNAL Application Note AN005 - Programming FLASH through the JTAG Interface Relevant Devices This application note applies to the following devices: C8051F000, C8051F001, C8051F002, C8051F005, C8051F006, C8051F010, C8051F011, and C8051F012. Introduction Figure 1 shows the programming hierarchy for
|
Original
|
PDF
|
AN005
C8051F000,
C8051F001,
C8051F002,
C8051F005,
C8051F006,
C8051F010,
C8051F011,
C8051F012.
C8051
dr26
dr25 diode datasheet
dr25 diode specifications
B-100
C8051F000
C8051F001
C8051F002
C8051F005
|
D782
Abstract: MB86683
Text: Product Datasheet November 1996 Version 4.1 MB582A & MB583A 155-Mbps SDH/SONET ATM Transceiver FML/NPD/XCVRS/DS/1321 The MB582A and MB583A form a transceiver chipset used for highspeed, point-to-point communications over optical fibers such as in ATM Asynchronous Transfer Mode , SDH (Synchronous Digital Hierarchy),
|
Original
|
PDF
|
MB582A
MB583A
155-Mbps
FML/NPD/XCVRS/DS/1321
MB582A
MB583A
FML/NPD/XCVRS/DS/1321-4
D782
MB86683
|
NX5304
Abstract: NX5306 NX5306EH NX5306EK NX5307 NX5501 NX5504 NX6306 STM-16
Text: DATA SHEET LASER DIODE NX5306 Series 1 310 nm FOR 156 Mb/s, 622 Mb/s, 1.25 Gb/s, InGaAsP MQW-FP LASER DIODE DESCRIPTION The NX5306 Series is a 1 310 nm Multiple Quantum Well MQW structured Fabry-Perot (FP) laser diodes with InGaAs monitor PIN-PD. These devices are ideal for Gigabit Ethernet and Synchronous Digital Hierarchy
|
Original
|
PDF
|
NX5306
NX5304
NX5306EH
NX5306EK
NX5307
NX5501
NX5504
NX6306
STM-16
|
Untitled
Abstract: No abstract text available
Text: v5.0 ProASICPLUS TM Flash Family FPGAs Features and Benefits • High Capacity High Performance Routing Hierarchy Commercial and Industrial • • • • • • • 75,000 to 1 Million System Gates 27 k to 198 kbits of Two-Port SRAM 66 to 712 User I/Os
|
Original
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: Product Brief 1 – IGLOO PLUS Low-Power Flash FPGAs with Flash*Freeze Technology Features and Benefits High-Performance Routing Hierarchy Low Power Advanced I/O • Segmented, Hierarchical Routing and Clock Structure • • • • • 1.2 V or 1.5 V Core Voltage for Low Power
|
Original
|
PDF
|
|
RAM256X9SST
Abstract: ProASICPLUS Flash Family FPGAs v5.0
Text: v5.0 ProASICPLUS TM Flash Family FPGAs Features and Benefits • High Capacity High Performance Routing Hierarchy Commercial and Industrial • • • • • • • 75,000 to 1 Million System Gates 27 k to 198 kbits of Two-Port SRAM 66 to 712 User I/Os
|
Original
|
PDF
|
APA075,
APA150,
APA300
RAM256X9SST
ProASICPLUS Flash Family FPGAs v5.0
|
Untitled
Abstract: No abstract text available
Text: Slot 1 & AGP Connector SLOT 1 & AGP CONNECTORS OVERVIEW As a leading supplier to the computer industry, Thomas & Betts' products provide an essential link between all levels of packaging hierarchy. Our products address the increasing demand for lower cost components
|
Original
|
PDF
|
PFS97-5000
UL94V-0
|
1kx8 static ram
Abstract: No abstract text available
Text: v5.1 ProASICPLUS ® Flash Family FPGAs Features and Benefits High Performance Routing Hierarchy • • • • High Capacity Commercial and Industrial • • • I/O 75,000 to 1 Million System Gates 27 k to 198 kbits of Two-Port SRAM 66 to 712 User I/Os
|
Original
|
PDF
|
32-Bit
APA075,
APA150,
APA300
1kx8 static ram
|
OB25LPLL
Abstract: diagram LG 21 fs 4 bg model circuits MIL-STD-8831 RAM256X9AA APA075
Text: v5.5 ProASICPLUS ® Flash Family FPGAs Features and Benefits High Performance Routing Hierarchy • • • • High Capacity Commercial and Industrial • • • I/O 75,000 to 1 Million System Gates 27 k to 198 kbits of Two-Port SRAM 66 to 712 User I/Os
|
Original
|
PDF
|
32-Bit
APA075,
APA150,
APA300
OB25LPLL
diagram LG 21 fs 4 bg model circuits
MIL-STD-8831
RAM256X9AA
APA075
|
Untitled
Abstract: No abstract text available
Text: Keylock Switches Type 01 & 06 SEA security lock system based on Type 01 type 01/06 selector switches Ruggedized front-end design Up to 4 keys with individual functions access hierarchy Keys are sold separately (can be re-ordered) Registered key system
|
Original
|
PDF
|
for06-2103
|
|
|
Actel igloo
Abstract: Datasheet AGLN020 CS81 VQ100 RAM51 AGLN010
Text: Advance v0.8 IGLOO nano Low-Power Flash FPGAs with Flash*Freeze Technology Features and Benefits High-Performance Routing Hierarchy Low Power Advanced I/Os • Segmented, Hierarchical Routing and Clock Structure • • • • • nanoPower Consumption—Industry’s Lowest Power
|
Original
|
PDF
|
71most
Actel igloo
Datasheet AGLN020
CS81
VQ100
RAM51
AGLN010
|
Untitled
Abstract: No abstract text available
Text: EtherMap-PDH Device Ethernet Over PDH Mapper TXC-07861 PRODUCT INFORMATION DESCRIPTION: The EtherMap®-PDH device maps Ethernet frames into Plesiochronous Digital Hierarchy PDH signals (E1/T1/ J1 and DS3), optimized for the Access network using GFP-F/HDLC, PDH VCAT and LCAS. In addition, the
|
Original
|
PDF
|
TXC-07861
framinTM-4/OC-12
PHAST-12N)
|
TE19M
Abstract: i80C186 T4240 PXB43202
Text: ICs for Communications Synchronous Digital Hierarchy Transceiver SDHT PXB 4240 Version 1.2 Preliminary Data Sheet 10.96 T4240-XV12-P1-7600 Edition 10.96 This edition was realized using the software system FrameMaker. Published by Siemens AG, Bereich Halbleiter, MarketingKommunikation, Balanstraße 73,
|
Original
|
PDF
|
T4240-XV12-P1-7600
TE19M
i80C186
T4240
PXB43202
|
NX6301
Abstract: NX6301GH NX6301GI NX6301SH NX6301SI NX6301SJ NX6301SK
Text: PRELIMINARY DATA SHEET LASER DIODE NX6301 Series 1 310 nm FOR 156 Mb/s, 622 Mb/s InGaAsP MQW-DFB LASER DIODE DESCRIPTION The NX6301 Series is a 1 310 nm Multiple Quantum Well MQW structured Distributed Feed-Back (DFB) laser diode with InGaAs monitor PIN-PD. This device is ideal for Synchronous Digital Hierarchy (SDH) system, STM-1,
|
Original
|
PDF
|
NX6301
NX6301GH
NX6301GI
NX6301SH
NX6301SI
NX6301SJ
NX6301SK
|
schematic diagram of a router
Abstract: design ideas silicon diodes color coded
Text: QuickWorks Toolkit Complete Design Entry and Simulation Solution Schematic Editor provides a hierarchical design environment, allowing HDLs to be mixed with schematic blocks at any level of the design hierarchy. HIGHLIGHTS Integrated Synthesis for Verilog and VHDL delivers results
|
Original
|
PDF
|
|
Actel APA075
Abstract: No abstract text available
Text: v5.9 ProASICPLUS® Flash Family FPGAs Features and Benefits High Performance Routing Hierarchy • • • • High Capacity Commercial and Industrial • • • I/O 75,000 to 1 Million System Gates 27 K to 198 Kbits of Two-Port SRAM 66 to 712 User I/Os
|
Original
|
PDF
|
32-Bit
Actel APA075
|
Untitled
Abstract: No abstract text available
Text: Revision 13 IGLOO nano Low Power Flash FPGAs with Flash*Freeze Technology Features and Benefits High-Performance Routing Hierarchy Low Power Advanced I/Os • Segmented, Hierarchical Routing and Clock Structure • • • • • nanoPower Consumption—Industry’s Lowest Power
|
Original
|
PDF
|
|
P5040QDS-PA
Abstract: P5040 emmc 5.0 emmc spi 2x10GbE P50405021FS EMMC software EMMC HOST CONTROLLER Data Path Acceleration Architecture P-5040
Text: QorIQ Communications Platforms QorIQ P5040/P5021 Processors Overview The QorIQ P5 family delivers scalable 64-bit processing with single-, dual- and quad-core devices. With frequencies scaling up to 2.4 GHz, a tightly coupled cache hierarchy for low latency, and integrated hardware acceleration, the P5040 quadcore and P5021 (dual-core) devices are ideally suited for compute intensive, powerconscious control plane applications.
|
Original
|
PDF
|
P5040/P5021
64-bit
P5040
P5021
P5040
P5040QDS-PA)
P50405021FS
P5040QDS-PA
emmc 5.0
emmc spi
2x10GbE
EMMC software
EMMC HOST CONTROLLER
Data Path Acceleration Architecture
P-5040
|
APA600-PQ208M
Abstract: FBGA-484 datasheet APA075 APA1000 APA150 APA300 APA450 APA750 APA150-TQ100 RPE 113
Text: v5.8 ProASICPLUS ® Flash Family FPGAs Features and Benefits High Performance Routing Hierarchy • • • • High Capacity Commercial and Industrial • • • I/O 75,000 to 1 Million System Gates 27 k to 198 kbits of Two-Port SRAM 66 to 712 User I/Os
|
Original
|
PDF
|
|
samsung VFD
Abstract: led drivers LCD Drivers Drivers applications KS56
Text: SINGLE-CHIP MICROCONTROLLERS FUNCTION GUIDE Samsung Microcontroller Hierarchy 4-Bit CMOS LED drives with carrier signals for remote controller KS51 Series LED drivers for general-purpose applications LCD drives for audio digital tuning systems KS55 Series
|
OCR Scan
|
PDF
|
|