Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    XC2V10000 Search Results

    XC2V10000 Datasheets (14)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    XC2V10000-4BF957C Xilinx Virtex-II 1.5V Field-Programmable Gate Array Original PDF
    XC2V10000-4BF957I Xilinx Virtex-II 1.5V Field-Programmable Gate Array Original PDF
    XC2V10000-4FF1152C Xilinx Virtex-II 1.5V Field-Programmable Gate Array Original PDF
    XC2V10000-4FF1152I Xilinx Virtex-II 1.5V Field-Programmable Gate Array Original PDF
    XC2V10000-4FF1517C Xilinx Virtex-II 1.5V Field-Programmable Gate Array Original PDF
    XC2V10000-4FF1517I Xilinx Virtex-II 1.5V Field-Programmable Gate Array Original PDF
    XC2V10000-5BF957C Xilinx Virtex-II 1.5V Field-Programmable Gate Array Original PDF
    XC2V10000-5BF957I Xilinx Virtex-II 1.5V Field-Programmable Gate Array Original PDF
    XC2V10000-5FF1152C Xilinx Virtex-II 1.5V Field-Programmable Gate Array Original PDF
    XC2V10000-5FF1152I Xilinx Virtex-II 1.5V Field-Programmable Gate Array Original PDF
    XC2V10000-5FF1517C Xilinx Virtex-II 1.5V Field-Programmable Gate Array Original PDF
    XC2V10000-5FF1517I Xilinx Virtex-II 1.5V Field-Programmable Gate Array Original PDF
    XC2V10000-6FF1152C Xilinx Virtex-II 1.5V Field-Programmable Gate Array Original PDF
    XC2V10000-6FF1517C Xilinx Virtex-II 1.5V Field-Programmable Gate Array Original PDF

    XC2V10000 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    K103-K

    Abstract: 684 k 100 XC2V80 XC2V8000 XC2V40 XC2V1500 XC2V2000 XC2V4000 XC2V10000
    Text: Xilinx FPGAs Virtexª, Virtex-II, Virtex-E and Virtex-EM FPGAs Continued Virtex-II Family (Continued) FPGA Package Options and User I/O FG IOBs XC2V40 XC2V80 XC2V250 XC2V500 XC2V1000 XC2V1500 XC2V2000 XC2V3000 XC2V4000 XC2V6000 XC2V8000 XC2V10000 896 Ñ


    Original     		PDF XC2V40 XC2V80 XC2V250 XC2V500 XC2V1000 XC2V1500 XC2V2000 XC2V3000 XC2V4000 XC2V6000 K103-K 684 k 100 XC2V8000 XC2V10000

    SRL16E

    Abstract: SRL16 XIP2004 XIP2005 XIP2006 XIP2007 XIP2008 SRL16Es binaryencoded Ternary CAM
    Text: Content-Addressable Memory V3.0 March 14, 2002 Product Specification DIN[n:0] WR_ADDR[m:0] DATA_MASK[n:0] Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 E-mail: logicore@xilinx.com URL: www.xilinx.com/ipcenter Support: www.support.xilinx.com


    Original     		PDF XIP2004 SRL16E SRL16 XIP2004 XIP2005 XIP2006 XIP2007 XIP2008 SRL16Es binaryencoded Ternary CAM

    fft processor

    Abstract: XC2V6000 XC2V10000 PATHFINDER-2
    Text: Success Story Design Win Two Virtex-II FPGAs Deliver Fastest, Cheapest, Best High-Performance Image Processing System by Tom Dillon Dillon Engineering not only exceeded their client’s performance specifications, but they also delivered the solution under budget


    Original     		PDF XC2V10000 fft processor XC2V6000 PATHFINDER-2

    wireless encrypt

    Abstract: BF957
    Text: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031 v1.1 December 6, 2000 Advance Product Specification Summary of Virtex -II Features • • Industry First Platform FPGA solution IP-Immersion architecture - Densities from 40K to 10M system gates


    Original     		PDF DS031 18-Kbit wireless encrypt BF957

    xilinx MARKING CODE XC4000

    Abstract: XC18V01SO20C 18V512 XC18V00
    Text: XC18V00 Series of In-System Programmable Configuration PROMs R DS026 v2.7 April 4, 2001 5 Product Specification Features Description • Xilinx introduces the XC18V00 series of in-system programmable configuration PROMs. Initial devices in this 3.3V family are a 4-megabit, a 2-megabit, a 1-megabit, a 512-Kbit,


    Original     		PDF XC18V00 DS026 512-Kbit, 256-Kbit XC18V01, XC18V512, XC18V256 xilinx MARKING CODE XC4000 XC18V01SO20C 18V512

    34992

    Abstract: 40X32 XC2V80 XC2V40 XC2V250 XC2V500 XC2V10000
    Text: Virtex Reference Virtex-II and Virtex Series FPGAs X 17280 207K 1.5M 1104K 48x40 1920 7680 528 2/24 Y X 24192 290K 2M 1344K 56x48 2688 10752 624 2/24 Y X 32256 387K 3M 2176K 64x56 3584 14336 720 2/24 Y X 51840 622K 4M 2880K 80x72 5760 23040 912 2/24 Y X 76032


    Original     		PDF 857K-2 1240K 80x120 221K-3 1530K 92x138 608K-4 1846K 104x156 068K-1 34992 40X32 XC2V80 XC2V40 XC2V250 XC2V500 XC2V10000

    Untitled

    Abstract: No abstract text available
    Text: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031-3 v1.5 April 23, 2001 Advance Product Specification Virtex -II Electrical Characteristics Virtex-II devices are provided in -4, -5, and -6 speed grades, with -6 having the highest performance. commercial device). However, only selected speed grades


    Original     		PDF DS031-3 XC2V1500 FG676 DS031-3, DS031-4, DS031-1, DS031-2, DS031-4

    vhdl code for rsa

    Abstract: vhdl code for lvds driver 3x3 multiplier USING PARALLEL BINARY ADDER verilog code for An Efficient FPGA Implementation of Binary Coded Decimal Digit Adders and Multipli jesd B100 SelectRAM vhdl code for lvds receiver verilog code for lvds driver CLK180 XC2V2000
    Text: R Chapter 2 Design Considerations 1 Summary This chapter covers the following topics: • Using Global Clock Networks • Using the Digital Clock Manager DCM • Using Block SelectRAM Memory • Using Distributed SelectRAM Memory • Using Shift Register Look-Up Tables


    Original     		PDF 8b/10b UG002 vhdl code for rsa vhdl code for lvds driver 3x3 multiplier USING PARALLEL BINARY ADDER verilog code for An Efficient FPGA Implementation of Binary Coded Decimal Digit Adders and Multipli jesd B100 SelectRAM vhdl code for lvds receiver verilog code for lvds driver CLK180 XC2V2000

    IO-L93N

    Abstract: XC2V2000 XC2V10000
    Text: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031-1 v1.3 January 25, 2001 Advance Product Specification Summary of Virtex -II Features • • • • • • • • Industry First Platform FPGA Solution IP-Immersion Architecture - Densities from 40K to 10M system gates


    Original     		PDF DS031-1 18-Kbit CS144 FG256 DS031-1, DS031-2, DS031-3, DS031-4, IO-L93N XC2V2000 XC2V10000

    atmel 938

    Abstract: Insight Spartan-II demo board Atmel 642 ATSTK500 AVR DataFlash equivalent AT45DB321x AT45DB642B AT45DB161B AVR block diagram AT90LS4433
    Text: Configuring High-density FPGAs using Atmel’s Serial DataFlash and an AVR® Microcontroller Features • Completely In-System Programmable ISP , both DataFlash and AVR • Use HyperTerminal to Download Binaries to DataFlash using the XmodemCRC Serial DataFlash®


    Original     		PDF 32-Mbit ATMega163, AT90S8515, AT90LS4433 atmel 938 Insight Spartan-II demo board Atmel 642 ATSTK500 AVR DataFlash equivalent AT45DB321x AT45DB642B AT45DB161B AVR block diagram

    16x1D

    Abstract: No abstract text available
    Text: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031-2 v1.3 January 25, 2001 Advance Product Specification Detailed Description Input/Output Blocks (IOBs) Virtex-II I/O blocks (IOBs) are provided in groups of two or four on the perimeter of each device.


    Original     		PDF DS031-2 DS031-2, DS031-3, DS031-1, DS031-4, 16x1D

    XC2V1000 Pin-out

    Abstract: FG256 FF1152 xc2v1000 XC2V8000 XC2V80 XC2V10000 BF957
    Text: Packaging Pinouts Footprints inSilicon: Compatible Pinouts in Virtex-II Devices Enhance Design Flexibility Advanced Virtex-II architecture allows you to change FPGA densities without changing PCB designs. by Jean-Louis Brelet Product Applications Manager, Xilinx


    Original     		PDF FF896 FF1152 XC2V1000 Pin-out FG256 xc2v1000 XC2V8000 XC2V80 XC2V10000 BF957

    LCD MODULE optrex 323 1585

    Abstract: cy 1602 16x2 LCD Display Module AB38R IBM powerpc 405gp af15 doc hf ne BT 342 project 78200C 240331 RTL 8188 WL245
    Text: Virtex-II Pro Platform FPGA Developer’s Kit March 2002 Release R R The Xilinx logo shown above is a registered trademark of Xilinx, Inc. The shadow X shown above is a trademark of Xilinx, Inc. "Xilinx" and the Xilinx logo are registered trademarks of Xilinx, Inc. Any rights not expressly granted herein are reserved.


    Original     		PDF XC2064, XC3090, XC4005, XC5210 LCD MODULE optrex 323 1585 cy 1602 16x2 LCD Display Module AB38R IBM powerpc 405gp af15 doc hf ne BT 342 project 78200C 240331 RTL 8188 WL245

    on digital code lock using vhdl mini pr

    Abstract: XC2V3000-BG728 ternary content addressable memory VHDL XC2V6000-ff1152 TRANSISTOR 841 toshiba smd marking code transistor land pattern BGA 0,50 XC2V3000-FG676 BT 342 project smd marking code mfw
    Text: Virtex-II Platform FPGA User Guide R R The Xilinx logo shown above is a registered trademark of Xilinx, Inc. ASYL, FPGA Architect, FPGA Foundry, NeoCAD, NeoCAD EPIC, NeoCAD PRISM, NeoROUTE, Spartan, Timing Wizard, TRACE, Virtex, XACT, XILINX, XC2064, XC3090, XC4005, XC5210, and XC-DS501 are registered trademarks of Xilinx, Inc.


    Original     		PDF XC2064, XC3090, XC4005, XC5210, XC-DS501 on digital code lock using vhdl mini pr XC2V3000-BG728 ternary content addressable memory VHDL XC2V6000-ff1152 TRANSISTOR 841 toshiba smd marking code transistor land pattern BGA 0,50 XC2V3000-FG676 BT 342 project smd marking code mfw

    Field-Programmable Gate Arrays

    Abstract: XC2V80 XC2V1000 Pin-out IEEE1532 XC2V1000 XC2V1500 XC2V250 XC2V40 XC2V500 8 bit multiplier VERILOG
    Text: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031-1 v1.5 April 2, 2001 Advance Product Specification Summary of Virtex -II Features • • • • • • • • Industry First Platform FPGA Solution IP-Immersion Architecture - Densities from 40K to 10M system gates


    Original     		PDF DS031-1 18-Kbit DS031-1, DS031-2, DS031-3, DS031-4, Field-Programmable Gate Arrays XC2V80 XC2V1000 Pin-out IEEE1532 XC2V1000 XC2V1500 XC2V250 XC2V40 XC2V500 8 bit multiplier VERILOG

    ieee 1532

    Abstract: XC2V3000-BG728 XC2V250FG256 XC2V6000 XC2V6000-ff1152 xc2v250cs144bsd bsdl CS144 XC2V1000 XC2V250
    Text: R Chapter 4: PCB Design Considerations BSDL and Boundary Scan Models Boundary scan is a technique that is used to improve the testability of ICs. With Virtex-II devices, registers are placed on I/Os that are connected together as a long shift register. Each register can be used to either save or force the state of the I/O. There are additional


    Original     		PDF softwar250 FG256 XC2V3000 BG728 XC2V250 FG456 BF957 XC2V500 ieee 1532 XC2V3000-BG728 XC2V250FG256 XC2V6000 XC2V6000-ff1152 xc2v250cs144bsd bsdl CS144 XC2V1000

    44-PIN PLASTIC QUAD FLAT PACKAGE

    Abstract: xilinx MARKING CODE xilinx SO20 MARKING CODE XC17V00
    Text: XC17V00 Series Configuration PROM R DS073 v1.4 April 4, 2001 8 Advance Product Specification Features Description • One-time programmable (OTP) read-only memory designed to store configuration bitstreams of Xilinx FPGA devices • Simple interface to the FPGA


    Original     		PDF XC17V00 DS073 XC17V16 XC17V08 20-pin XC17V08, XC17V08 44-PIN PLASTIC QUAD FLAT PACKAGE xilinx MARKING CODE xilinx SO20 MARKING CODE

    LVDCI18

    Abstract: LVDCI25 CLB 2711
    Text: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031 v1.2 January 15, 2000 Advance Product Specification Summary of Virtex -II Features • • Industry First Platform FPGA solution IP-Immersion architecture - Densities from 40K to 10M system gates


    Original     		PDF DS031 18-Kbit LVDCI18 LVDCI25 CLB 2711

    LVDCI33

    Abstract: IEEE1532 XC2V1000 XC2V1500 XC2V250 XC2V40 XC2V500 XC2V80 Software in VHDL AF124
    Text: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031-1 v1.7 October 2, 2001 Advance Product Specification Summary of Virtex -II Features • Industry First Platform FPGA Solution • IP-Immersion Architecture - Densities from 40K to 8M system gates


    Original     		PDF DS031-1 18-Kbit 18-bit XC2V1500 FG676 DS031-3, DS031-4, DS031-1, DS031-2, LVDCI33 IEEE1532 XC2V1000 XC2V250 XC2V40 XC2V500 XC2V80 Software in VHDL AF124

    Untitled

    Abstract: No abstract text available
    Text: XC18V00 Series of In-System Programmable Configuration PROMs R DS026 v2.8 June 11, 2001 5 Product Specification Features Description • Xilinx introduces the XC18V00 series of in-system programmable configuration PROMs. Initial devices in this 3.3V family are a 4-megabit, a 2-megabit, a 1-megabit, a 512-Kbit,


    Original     		PDF XC18V00 DS026 512-Kbit, 256-Kbit XC18V04 XC18V02, XC18V01, XC18V512, XC18V256

    XCV2V2000

    Abstract: UG002 MultiLINX RAM 2112 256 word XC2V1000 XC2V1500 XC2V2000 XC2V250 XC2V3000 XC2V40
    Text: R Chapter 3 Configuration Summary 1 This chapter covers the following topics: • • • • • • • • • • Introduction 2 Configuration Solutions Master Serial Programming Mode Slave Serial Programming Mode 3 Master SelectMAP Programming Mode Slave SelectMAP Programming Mode


    Original     		PDF RS232 95/98/2000/NT UG002 XCV2V2000 UG002 MultiLINX RAM 2112 256 word XC2V1000 XC2V1500 XC2V2000 XC2V250 XC2V3000 XC2V40

    XC2V2000

    Abstract: XC2V10000
    Text: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031-1 v1.5 April 2, 2001 Advance Product Specification Summary of Virtex -II Features • • • • • • • • Industry First Platform FPGA Solution IP-Immersion Architecture - Densities from 40K to 10M system gates


    Original     		PDF DS031-1 18-Kbit XC2V1500 FG676 DS031-1, DS031-3, DS031-2, DS031-4, DS031-4 XC2V2000 XC2V10000

    K109

    Abstract: K66-1 k 518 34992 XC2V80 XC2V8000 XC2V40 XC2V250 XC2V500 XC2V1500
    Text: Xilinx FPGAs Virtexª, Virtex-II, Virtex-E and Virtex-EM FPGAs Virtexª Product Selection Matrix Features 2.5 V Density Leadership/High Performance, DLLs, SelectRAM+ ª, SelectI/Oª, and SelectLinkª Technologies Supply Voltage Speed Grades (commercial temp. range)


    Original     		PDF XCV50 XCV100 XCV150 XCV200 XCV300 XCV400 XCV600 XCV800 XCV1000 K-109 K109 K66-1 k 518 34992 XC2V80 XC2V8000 XC2V40 XC2V250 XC2V500 XC2V1500