MT48LC2M8S1
Abstract: 1993 synchronous dram jedec A221D 1993 SDRAM
Text: ADVANCE M T48LC2M 8S1 2 MEG X 8 SDRAM p ilC R O N 3.3 VOLT, PULSED RAS, DUAL BANK, SELF REFRESH FEATURES PIN ASSIGNMENT Top View • Fully synchronous; all signals (excluding clock enable) registered to positive edge of system clock • Dual 1 Meg x 8s, separate, internal banks controlled by A ll
|
OCR Scan
|
T48LC2M
096-cycle
MT48LC2M8S1
1993 synchronous dram jedec
A221D
1993 SDRAM
|
PDF
|
tl 2345 ml
Abstract: No abstract text available
Text: ADVANCE 64Mb: x32 SDRAM M T48LC2M 32B2 - 512K x 32 x 4 banks SYNCHRONOUS DRAM For the latest full-length data sheet, please refer to the Micron Web site: www. micron, com/mti/rnsp/htrnl/ datasheet him! FEATURES PIN ASSIGNMENT Top View • PC100 functionality
|
OCR Scan
|
PC100
096-cycle
T48LC2M
tl 2345 ml
|
PDF
|
1994 sdram
Abstract: 48LC2M
Text: ADVANCE l^ ic n o N T48LC2M8K3 S 2 MEG x 8 SDRAM 2 MEG x 8 SDRAM H D A M IJ n * * I V I Level RAS, Single Bank, BURST Mode, 3.3V, SELF REFRESH PIN ASSIGNMENT Top View • Fully synchronous; all signals registered to positive edge of system clock • JEDEC-standard 3.3V power supply
|
OCR Scan
|
MT48LC2M8K3
200mW
MT49LC2M8K3
1994 sdram
48LC2M
|
PDF
|
diode db3 c248
Abstract: CPPLC7LTBR EPM3128ATC100-10 IC LM317 8pin siemens ferrite n22 p14 zener DB3 C209 K4S643232-TC60 MURATA BLM18ag121 HALO N5 C242-C244
Text: Freescale Semiconductor, Inc. User’s Manual Freescale Semiconductor, Inc. MPC852TADSRM/D Version 1.0 June 1, 2003 MPC852TADS User’s Manual Motorola, Inc., 2003 For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc.
|
Original
|
MPC852TADSRM/D
MPC852TADS
diode db3 c248
CPPLC7LTBR
EPM3128ATC100-10
IC LM317 8pin
siemens ferrite n22 p14
zener DB3 C209
K4S643232-TC60
MURATA BLM18ag121
HALO N5
C242-C244
|
PDF
|
marking code 17W
Abstract: ZM marking
Text: OBSOLETE 2, 4 MEG X 72 SDRAM DIMMs MICRON I TECHNOLOGY, INC. MT9LSDT272A, MT18LSDT472A SYNCHRONOUS DRAM MODULE For the latest data sheet revisions, please refer to the Micron Web site: www.micron.com/mti/msp/html/datasheet.html FEATURES PIN ASSIGNMENT Front View
|
OCR Scan
|
168-pin,
096-cycle
168-PIN
DF-24
DF-25
marking code 17W
ZM marking
|
PDF
|
MT48LC2M8S1
Abstract: No abstract text available
Text: MICRON S E M I C O N D U C T O R INC b3E D • b 1 1 3.54T Ü G G 7 7 1 0 217 « M R N ADVANCE M I i m n N sEM icoNoucroti inc. M T4 8 L C 2 M 8 S 1 2 M EG X 8 SD RA M X 8 SDRAM 3.3 VOLT, PULSED RAS, DUAL BANK, SELF REFRESH FEATURES • Fully synchronous; all signals excluding clock enable
|
OCR Scan
|
44-Pin
T48LC2M8S1TG-12
MT48LC2M8S1
DGG7711
MT48LC2M8S1
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ADVANCE 2, 4 MEG X 72 SDRAM DIMMs MICRON I TECHNOLOGY, INC. SYNCHRONOUS DRAM MODULE MT9LSD T 272A MT18LSD(T)472A FEATURES PIN ASSIGNMENT (Front View) 168-Pin DIMM • JEDEC-standard 168-pin, dual in-line memory module (DIMM) • Utilizes 83 and 100 MHz SDRAM components
|
OCR Scan
|
MT18LSD
168-Pin
168-pin,
DE-27
DE-28
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PR E LI M IN A R Y 2 MEG X 32 SDRAM DIMM MICRON I TECHNOLOGY, INC. MT4LSD T 232U SYNCHRONOUS DRAM M O D U L E FEATURES * JEDEC pinout in a 100-pin, dual in-line mem ory * * * * * * * * * * * * PIN A S S I G N M E N T (Front View) m odule (DIMM) 8MB (2 M eg x 32)
|
OCR Scan
|
100-pin,
100-Pin
096-cycle
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ADVANCE 2 MEG X 64 SDRAM SODIMM MICRON I TECHNOLOGY, INC. SMALL-OUTLINE SDRAM MODULE MT8LSDT264H FEATURES • JEDEC-standard 144-pin, small-outline, dual in-line memory module SODIMM • Utilizes 83 and 100 MHz SDRAM components • Nonbuffered • 16MB • Single +3.3V +0.3V power supply
|
OCR Scan
|
MT8LSDT264H
144-pin,
096-cycle
Presence-De43
|
PDF
|
MT16LSD464AG-66CL2
Abstract: No abstract text available
Text: ADVANCE 2, 4 MEG X 64 SDRAM DIMMs MICRON I TECHNOLOGY. ir.U. SYNCHRONOUS DRAM MODULE MT8LSD T 264A MT16LSD(T)464A FEATURES • Components SOJ TSOP D DT • Package 168-pin DIMM (gold) • Frequency/C A S Latency 66 M H z/C L = 2 (10ns, 100 M Hz SD RA M s)-66CL2
|
OCR Scan
|
MT16LSD
168-Pin
DE-10)
DE-25)
DE-26)
MT16LSD464AG-66CL2
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ADVANCE 2, 4 MEG X 72 SDRAM DIMMs MICRON I TECHNOLOGY, INC. SYNCHRONOUS DRAM MODULE MT9LSD T 272A MT18LSD(T)472A FEATURES PIN ASSIGNMENT (Front View) 168-Pin DIMM • JED EC-standard 168-pin, dual in-line m em ory module (DIMM) • Utilizes 83 and 100 M H z SDRAM com ponents
|
OCR Scan
|
MT18LSD
168-Pin
168-pin,
11111111h
DE-28
|
PDF
|
N41A
Abstract: No abstract text available
Text: 16 MEG: x4, x8 SDRAM MICRON I TECHNOLOGY, INC. MT48LC4M4A1 /A2 S - 2 Meg x 4 x 2 banks T48LC2M8A1 /A2 S -1 Meg x 8 x 2 banks SYNCHRONOUS DRAM For the latest data sheet revisions, please refer to the Micron Web site: www.micron.com/mti/msp/html/datasheet.html
|
OCR Scan
|
MT48LC4M4A1
MT48LC2M8A1
096-cycle
44-PIN
N41A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ADVANCE T48LC2M8S1 2 MEG X 8 SDRAM |V 1ICRD N 3.3 VOLT, PULSED RAS, DUAL BANK, SELF REFRESH FEATURES • Fully synchronous; all signals excluding clock enable registered to positive edge of system clock • Dual 1 Meg x 8s, separate, internal banks controlled by A11
|
OCR Scan
|
MT48LC2M8S1
44-pin
MT48LC2M8S1TG-12
MT48LC2M8S1
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 16 M E G :x4,x8 MICRON I TECHNOLOGY, INC. Q FEATURES 44-Pin TSOP x4 NC DQ0 NC DQ1 - MARKING 4M 4 2M 8 - - • W RITE Recovery OWR/tDPL *WR = 1 CLK *WR = 2 CLK C on tact facto ry for availability.) Al A2 • Plastic Package - OCPL 44-pin TSOP (400 mil) Note:
|
OCR Scan
|
44-Pin
096-cycle
|
PDF
|
|
|
MARKING code CG QU
Abstract: No abstract text available
Text: OBSOLETE 16 MEG: x4, x8 SDRAM MICRON I TECHNOLOGY, INC. MT48LC4M4A1 /A2 S - 2 Meg x 4 x 2 banks T48LC2M8A1 /A2 S -1 Meg x 8 x 2 banks SYNCHRONOUS DRAM F or the latest data sheet revisions, please refer to the Micron Web site: www.m icron.com/m ti/msp/htm l/datasheet.htm l
|
OCR Scan
|
MT48LC4M4A1
MT48LC2M8A1
096-cycle
MARKING code CG QU
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY MICRON I 16 M E G :x4,x8 SDRAM TECHNOLOGY, INC. C V K I P U I P H K in i IQ o Y N U h n U N U U b MT48LC4M4A1 S 4 Meg x 4 T48LC2M8A1 S ( 2 M e g x 8 ) DRAM FEATURES PIN ASSIGNMENT (TOP VIEW) • Fully synchronous; all signals registered on positive
|
OCR Scan
|
MT48LC4M4A1
MT48LC2M8A1
64msX
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ADVANCE SDRAM^SODIMM TECHNOLOGY, INC. SMALL-OUTLINE SDRAM MODULE MT8LSDT264H FEATURES PIN ASSIGNMENT Front View • JED EC-standard 144-pin, sm all-outline, dual in-line m em ory m odule (SODIMM) • Utilizes 83 and 100 M Hz SDRAM com ponents • N onbuffered
|
OCR Scan
|
TLD24
144-pin,
096-cycle
144-PIN
D016G13
|
PDF
|
MT48LC2M32B1
Abstract: No abstract text available
Text: ADVANCE 64Mb: x32 SDRAM MICRON8 I TEOWOLOOV, INC. SYNCHRONOUS DRAM T48LC2M32B1 - 2 Meg x 32 x 4 banks For the latest data sheet revisions, please refer to the Micron Web site: www.micron.com/mti/msp/html/datasheet.html FEATURES PIN ASSIGNMENT Top View • PCIOO-compliant; includes CO N CU RREN T AU TO
|
OCR Scan
|
MT48LC2M32B1
096-cycle
86-PIN
64MSDRAMx32
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY 16 MEG: x4, x8 SDRAM MICRON I TECHNOLOGY, INC. SYNCHRONOUS DRAM MT48LC4M4A1 /A2 S - 2 Meg x 4 x 2 banks T48LC2M8A1 /A2 S -1 Meg x 8 x 2 banks FEATURES • PCIOO-compliant functionality • Fully synchronous; all signals registered on positive
|
OCR Scan
|
MT48LC4M4A1
MT48LC2M8A1
096-cycle
|
PDF
|
SA266M
Abstract: MT18LSD472AG10A
Text: 2’4 M E Gx72 MICRON I SDRAM DIMMs TECHNOLOGY, INC. MT9LSD T 272A MT18LSD(T)472A SYNCHRONOUS DRAM MODULE FEATURES PIN ASSIGNMENT (Front View) • JEDEC-standard 168-pin, dual in-line memory module (DIMM) • PCI00-compliant functionality (-10A) • Utilizes 83 MHz, 100 MHz and 125 MHz SDRAM
|
OCR Scan
|
168-pin,
PCI00-compliant
18LSD
096-cycle
168-PIN
DE-27
DE-28
SA266M
MT18LSD472AG10A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ADVANCE MICRON' I 1, 2 MEG x 64 SDRAM GRAPHICS SODIMM TECHNOLOGY, INC. MT4LSDT164GH, MT2LSDT264GH SMALL-OUTLINE SDRAM MODULE F or the latest data sheet revisions, please refer to the Micron Web site: www. m icron, com/mti/msp/html/datasheet.html FEATURES PIN ASSIGNMENT Front View
|
OCR Scan
|
144-pin,
048-cycle
096-cycle
144-PIN
|
PDF
|
