ZL50011QCG1
Abstract: GR-1244-CORE MS-026 ZL50011
Text: ZL50011 Flexible 512 Channel DX with on-chip DPLL Data Sheet Features • March 2006 512 channel x 512 channel non-blocking switch at 2.048 Mbps, 4.096 Mbps or 8.192 Mbps operation Ordering Information 160 Pin LQFP Trays 144 Ball LBGA Trays 160 Pin LQFP* Trays, Bake & Drypack
|
Original
|
PDF
|
ZL50011
ZL50011/QCC
ZL50011/GDC
ZL50011QCG1
ZL50011GDG2
GR-1244-CORE
ZL50011QCG1
MS-026
ZL50011
|
ZL50010
Abstract: TFR1M GR-1244-CORE MS-026
Text: ZL50010 Flexible 512-ch DX with Enhanced DPLL Data Sheet Features VDD ZL50010/QCC ZL50010/GDC • • • • • • • • RESET Data Memory P/S Converter Output HiZ Control Connection Memory Microprocessor Interface and DPLL OSC Output Timing STo0-15 STOHZ0-15
|
Original
|
PDF
|
ZL50010
512-ch
STi0-15
ZL50010/QCC
ZL50010/GDC
IEEE-1149
ZL50010
TFR1M
GR-1244-CORE
MS-026
|
GR-1244-CORE
Abstract: MS-026 ZL50011 11CH marking
Text: ZL50011 Flexible 512 Channel DX with on-chip DPLL Data Sheet Features July 2004 • 512 channel x 512 channel non-blocking switch at 2.048 Mbps, 4.096 Mbps or 8.192 Mbps operation • Rate conversion between the ST-BUS inputs and ST-BUS outputs • Integrated Digital Phase-Locked Loop DPLL
|
Original
|
PDF
|
ZL50011
GR-1244-CORE
MS-026
ZL50011
11CH marking
|
DC-8314-01
Abstract: Z16C3001ZCO 100-10L z16c30 application Zilog Z16C30 75als194 Z16C30 zilog epm Z16C32 Z16C35
Text: Z16C30 USC USER'S MANUAL SUPPLEMENTARY INFORMATION ZILOG Z16C30 USC® USER'S MANUAL Thank you for your interest in Zilog's high-speed Integrated Universal Serial Controller. To aid the designer, the following support material is available when designing
|
Original
|
PDF
|
Z16C30
UM97USC0100
DC-8314-01
Z16C3001ZCO
100-10L
z16c30 application
Zilog Z16C30
75als194
zilog epm
Z16C32
Z16C35
|
BC1211
Abstract: No abstract text available
Text: ZL50012 Flexible 512-ch Digital Switch Data Sheet Features July 2005 • 512 channel x 512 channel non-blocking switch at 2.048 Mb/s, 4.096 Mb/s or 8.192 Mb/s operation • Rate conversion between the ST-BUS inputs and ST-BUS outputs • Per-stream ST-BUS input with data rate selection
|
Original
|
PDF
|
ZL50012
512-ch
BC1211
|
GR-1244-CORE
Abstract: MS-026 ZL50010
Text: ZL50010 Flexible 512 Channel DX with Enhanced DPLL Data Sheet Features VDD Per-stream output channel and output bit delay programming with fractional bit advancement Multiple frame pulse outputs and reference clock outputs Per-channel constant throughput delay
|
Original
|
PDF
|
ZL50010
STi0-15
ZL50010/QCC
ZL50010/GDC
IEEE-1149
GR-1244-CORE
MS-026
ZL50010
|
ZL50010QCG1
Abstract: GR-1244-CORE MS-026 ZL50010 32CH1
Text: ZL50010 Flexible 512 Channel DX with Enhanced DPLL Data Sheet Features VDD • • • • • • • • RESET Data Memory P/S Converter Output HiZ Control Connection Memory Microprocessor Interface and DPLL OSC Output Timing STo0-15 STOHZ0-15 FPo0 CKo0
|
Original
|
PDF
|
ZL50010
STi0-15
ZL50010/QCC
ZL50010/GDC
ZL50010QCG1
ZL50010GDG2
ZL50010QCG1
GR-1244-CORE
MS-026
ZL50010
32CH1
|
AD139
Abstract: Z16C30 16C30 SICR11 CCSR10 CCR98 IA87
Text: Z16C30 USC USER'S MANUAL ZILOG USER’s MANUAL CHAPTER 8 SOFTWARE SUMMARY 8.1 INTRODUCTION This chapter includes a bit by bit description of all the registers in the IUSC. 8.2 ABOUT RESETTING The USC is placed in an initial inactive state whenever external hardware drives the /RESET pin low. In this state,
|
Original
|
PDF
|
Z16C30
UM97USC0100
AD139
16C30
SICR11
CCSR10
CCR98
IA87
|
MS-026
Abstract: ZL50012
Text: ZL50012 Flexible 512-ch Digital Switch Data Sheet Features July 2004 • 512 channel x 512 channel non-blocking switch at 2.048 Mb/s, 4.096 Mb/s or 8.192 Mb/s operation • Rate conversion between the ST-BUS inputs and ST-BUS outputs • Per-stream ST-BUS input with data rate selection
|
Original
|
PDF
|
ZL50012
512-ch
ZL50012/QCC
ZL50012/GDC
MS-026
ZL50012
|
GR-1244-CORE
Abstract: MS-026 ZL50010 TFPW0
Text: ZL50010 Flexible 512 Channel DX with Enhanced DPLL Data Sheet Features VDD Per-stream output channel and output bit delay programming with fractional bit advancement Multiple frame pulse outputs and reference clock outputs Per-channel constant throughput delay
|
Original
|
PDF
|
ZL50010
STi0-15
ZL50010/QCC
ZL50010/GDC
IEEE-1149
GR-1244-CORE
MS-026
ZL50010
TFPW0
|
Untitled
Abstract: No abstract text available
Text: ZL50011 Flexible 512 Channel DX with on-chip DPLL Data Sheet Features July 2005 • 512 channel x 512 channel non-blocking switch at 2.048 Mbps, 4.096 Mbps or 8.192 Mbps operation • Rate conversion between the ST-BUS inputs and ST-BUS outputs • Integrated Digital Phase-Locked Loop DPLL
|
Original
|
PDF
|
ZL50011
GR-1244-CORE
|
MS-026
Abstract: ZL50012 philips e3 STO11 ci 116h 4094m
Text: ZL50012 Flexible 512-ch Digital Switch Data Sheet Features VDD STi0-15 S/P Converter FPi CKi Input Timing • • 160 Pin LQFP 144 Ball LBGA • • • • Per-channel message mode Per-channel pseudo random bit sequence PRBS pattern generation and bit error detection
|
Original
|
PDF
|
ZL50012
512-ch
STi0-15
IEEE-1149
STo0-15
STOHZ0-15
MS-026
ZL50012
philips e3
STO11
ci 116h
4094m
|
FOX 20.000 MHZ
Abstract: LMT 324 slv ca2 GR-1244-CORE MS-026 ZL50010 STO14 tfk8k
Text: ZL50010 Flexible 512 Channel DX with Enhanced DPLL Data Sheet Features VDD Per-stream output channel and output bit delay programming with fractional bit advancement Multiple frame pulse outputs and reference clock outputs Per-channel constant throughput delay
|
Original
|
PDF
|
ZL50010
STi0-15
ZL50010/QCC
ZL50010/GDC
IEEE-1149
FOX 20.000 MHZ
LMT 324
slv ca2
GR-1244-CORE
MS-026
ZL50010
STO14
tfk8k
|
GR-1244-CORE
Abstract: MS-026 ZL50011
Text: ZL50011 Flexible 512-ch DX with on-chip DPLL Data Sheet Features VDD • • • Applications • • • • • Small and medium digital switching platforms Access Servers Time Division Multiplexers Computer Telephony Integration Digital Loop Carriers VSS
|
Original
|
PDF
|
ZL50011
512-ch
STi0-15
GR-1244-CORE
MS-026
ZL50011
|
|
|
ZL50012QCG1
Abstract: MS-026 ZL50012 STO10
Text: ZL50012 Flexible 512-ch Digital Switch Data Sheet Features • April 2006 512 channel x 512 channel non-blocking switch at 2.048 Mb/s, 4.096 Mb/s or 8.192 Mb/s operation • Rate conversion between the ST-BUS inputs and ST-BUS outputs • Per-stream ST-BUS input with data rate selection
|
Original
|
PDF
|
ZL50012
512-ch
ZL50012/QCC
ZL50012/GDC
ZL50012QCG1
ZL50012GDG2
ZL50012QCG1
MS-026
ZL50012
STO10
|
32.768Mhz oscillator
Abstract: FOX 20.000 MHZ GR-1244-CORE MS-026 ZL50011 tfk8
Text: ZL50011 Flexible 512 Channel DX with on-chip DPLL Data Sheet Features December 2003 • 512 channel x 512 channel non-blocking switch at 2.048 Mbps, 4.096 Mbps or 8.192 Mbps operation • Rate conversion between the ST-BUS inputs and ST-BUS outputs • Integrated Digital Phase-Locked Loop DPLL
|
Original
|
PDF
|
ZL50011
GR-1244-CORE
32.768Mhz oscillator
FOX 20.000 MHZ
MS-026
ZL50011
tfk8
|
Untitled
Abstract: No abstract text available
Text: ZL50011 Flexible 512 Channel DX with on-chip DPLL Data Sheet Features • September 2011 512 channel x 512 channel non-blocking switch at 2.048 Mbps, 4.096 Mbps or 8.192 Mbps operation Ordering Information ZL50011/GDC 144 Ball LBGA Trays ZL50011QCG1 160 Pin LQFP* Trays, Bake & Drypack
|
Original
|
PDF
|
ZL50011
ZL50011/GDC
ZL50011QCG1
ZL50011GDG2
GR-1244-CORE
|
Untitled
Abstract: No abstract text available
Text: ZL50010 Flexible 512 Channel DX with Enhanced DPLL Data Sheet Features VDD • • • • • • • • • RESET Data Memory P/S Converter Output HiZ Control Connection Memory Microprocessor Interface and DPLL OSC Output Timing STo0-15 STOHZ0-15 FPo0 CKo0
|
Original
|
PDF
|
ZL50010
STi0-15
ZL50010/GDC
ZL50010QCG1
ZL50010GDG2
|
GR-1244-CORE
Abstract: MS-026 ZL50011
Text: ZL50011 Flexible 512 Channel DX with on-chip DPLL Data Sheet Features December 2003 • 512 channel x 512 channel non-blocking switch at 2.048 Mbps, 4.096 Mbps or 8.192 Mbps operation • Rate conversion between the ST-BUS inputs and ST-BUS outputs • Integrated Digital Phase-Locked Loop DPLL
|
Original
|
PDF
|
ZL50011
GR-1244-CORE
MS-026
ZL50011
|
MS-026
Abstract: ZL50012 TFPW0 sto8b
Text: ZL50012 Flexible 512-ch Digital Switch Data Sheet Features VDD STi0-15 S/P Converter FPi CKi Input Timing • • 160 Pin LQFP 144 Ball LBGA • • • • Per-channel message mode Per-channel pseudo random bit sequence PRBS pattern generation and bit error detection
|
Original
|
PDF
|
ZL50012
512-ch
STi0-15
IEEE-1149
STo0-15
STOHZ0-15
MS-026
ZL50012
TFPW0
sto8b
|
HCR11
Abstract: Biphase mark code Z16C30 RMR15-13 1533B
Text: Z16C30 USC USER'S MANUAL ZILOG USER’s MANUAL CHAPTER 4 SERIAL INTERFACING 4.1 INTRODUCTION The USC® includes several serial interface options and features that promote its usefulness in various kinds of applications. It allows a variety of clocking schemes, and
|
Original
|
PDF
|
Z16C30
UM97USC0100
HCR11
Biphase mark code
RMR15-13
1533B
|
DS5722
Abstract: No abstract text available
Text: ZL50012 Flexible 512-ch Digital Switch Data Sheet Features VDD STi0-15 S/P Converter FPi CKi Input Timing • • 160 Pin LQFP 144 Ball LBGA • • • • Per-channel message mode Per-channel pseudo random bit sequence PRBS pattern generation and bit error detection
|
Original
|
PDF
|
ZL50012
512-ch
048Mb/s,
096Mb/s
192Mb/s
DS5722
|
filter FP1P
Abstract: No abstract text available
Text: ZL50010 Flexible 512 Channel DX with Enhanced DPLL Data Sheet Features VDD Per-stream output channel and output bit delay programming with fractional bit advancement Multiple frame pulse outputs and reference clock outputs Per-channel constant throughput delay
|
Original
|
PDF
|
ZL50010
GR-1244-CORE
filter FP1P
|
16C32
Abstract: Zilog Z80 family 100-10L "SLDC" AOS 3401 d703 z380 1553B AD10 AD12
Text: MARCOM DC8292 DOCUMENT CONTROL MASTER — P r e l im in a r y Te c h n ic a l M a n u a l Z16C32 IUSC Integrated U niversal S erial C ontroller Q2/92 P r e l im in a r y Te c h n ic a l M a n u a l JM Z16C32 IUSC I n t e g r a t e d U n iv e r s a l S e r ia l C o n t r o l l e r
|
OCR Scan
|
PDF
|
DC8292
Z16C32
Q2/92
Z16C32
16C32
16-data
Zilog Z80 family
100-10L
"SLDC"
AOS 3401
d703
z380
1553B
AD10
AD12
|