Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    ODT14 Search Results

    ODT14 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Upn scrambler

    Abstract: C165 C166 PEB20570 80386EX 128x8 ram ALCATEL PBX intel 4040 PEB 4165 T PEB22521
    Text: ICs for Communications DSP Embedded Line and Port Interface Controller DELIC-LC PEB 20570 Version 2.3 DELIC-PB PEB 20571 Version 2.3 Preliminary Data Sheet 02.00 DS 2 PEB 20570 PEB 20571 Revision History: Current Version: 02.00 Previous Version: - Page Page


    Original     		PDF IOM-2000 IOM-2000 Upn scrambler C165 C166 PEB20570 80386EX 128x8 ram ALCATEL PBX intel 4040 PEB 4165 T PEB22521

    vhdl code for a updown counter

    Abstract: vhdl code for 4 bit updown counter vhdl code for asynchronous decade counter vhdl code for a updown decade counter "8 bit full adder" half subtractor full subtractor verilog code of 8 bit comparator full subtractor circuit using xor and nand gates vhdl code for 8-bit adder
    Text: ispEXPERT Compiler and Synplicity Design Manual Version 7.2 Technical Support Line: 1-800-LATTICE or 408 428-6414 ispDS1000SPY-UM Rev 7.2.1 Copyright This document may not, in whole or part, be copied, photocopied, reproduced, translated, or reduced to any electronic medium or machine-readable form without


    Original     		PDF 1-800-LATTICE ispDS1000SPY-UM vhdl code for a updown counter vhdl code for 4 bit updown counter vhdl code for asynchronous decade counter vhdl code for a updown decade counter "8 bit full adder" half subtractor full subtractor verilog code of 8 bit comparator full subtractor circuit using xor and nand gates vhdl code for 8-bit adder

    8 bit full adder

    Abstract: "8 bit full adder" vhdl code for 8-bit serial adder ZF8.2 quad design motive FD31 MUX24 OD34E CBU441 OT11
    Text: ispEXPERT Compiler and Viewlogic Design Manual Version 7.2 for PC Technical Support Line: 1-800-LATTICE or 408 428-6414 pDS2101-PC-UM Rev 7.2.1 Copyright This document may not, in whole or part, be copied, photocopied, reproduced, translated, or reduced to any electronic medium or machine-readable form without


    Original     		PDF 1-800-LATTICE pDS2101-PC-UM 8 bit full adder "8 bit full adder" vhdl code for 8-bit serial adder ZF8.2 quad design motive FD31 MUX24 OD34E CBU441 OT11

    407 MTS controller

    Abstract: XLXX JESD8-11A pinout DDR3-1333 DDR3 rdimm pcb layout
    Text: DATASHEET Advanced Information SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Description application. By disabling unused outputs the power consumption is reduced. This 28-bit 1:2, or 26-bit 1:2 and 4-bit 1:1, registering clock


    Original     		PDF SSTE32882KA1 28-bit 26-bit 32882KA1 SSTE32882KA1 407 MTS controller XLXX JESD8-11A pinout DDR3-1333 DDR3 rdimm pcb layout

    cK 7201

    Abstract: SSTE32882 SSTE32882HLB xlxx transistor DA3 307 qbba1 dba1 DDR3 layout DDR3 pcb layout DDR3L
    Text: DATASHEET 1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Description This 28-bit 1:2, or 26-bit 1:2 and 4-bit 1:1, registering clock driver with parity is designed for 1.35V and 1.5V VDD operation. All inputs are 1.35V and 1.5V CMOS compatible, except the


    Original     		PDF 28-bit 26-bit SSTE32882HLB 32882HLB SSTE32882HLB cK 7201 SSTE32882 xlxx transistor DA3 307 qbba1 dba1 DDR3 layout DDR3 pcb layout DDR3L

    Untitled

    Abstract: No abstract text available
    Text: DATASHEET 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Description This 28-bit 1:2, or 26-bit 1:2 and 4-bit 1:1, registering clock driver with parity is designed for 1.25V, 1.35V and 1.5V VDD operation. All inputs are 1.25,1.35V and 1.5V CMOS compatible, except the


    Original     		PDF 28-bit 26-bit 32882KB1 SSTE32882KB1

    DDR3U

    Abstract: SSTE32882 2yn1 DDR3 rdimm pcb layout SSTE32882KA1 DDR3U-1600 da-15 pinout dba1 DDR3 layout DDR3 pcb layout
    Text: DATASHEET Advanced Information 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Description This 28-bit 1:2, or 26-bit 1:2 and 4-bit 1:1, registering clock driver with parity is designed for 1.25V, 1.35V and 1.5V VDD operation.


    Original     		PDF 28-bit 26-bit 32882KA1 SSTE32882KA1 DDR3U SSTE32882 2yn1 DDR3 rdimm pcb layout SSTE32882KA1 DDR3U-1600 da-15 pinout dba1 DDR3 layout DDR3 pcb layout

    SSTE32882KB1

    Abstract: XLXX DDR3U-1600 QAA10 DDR3 rdimm pcb layout DDR3U QAA15
    Text: DATASHEET 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Description This 28-bit 1:2, or 26-bit 1:2 and 4-bit 1:1, registering clock driver with parity is designed for 1.25V, 1.35V and 1.5V VDD operation. All inputs are 1.25,1.35V and 1.5V CMOS compatible, except the


    Original     		PDF 28-bit 26-bit 32882KB1 SSTE32882KB1 SSTE32882KB1 XLXX DDR3U-1600 QAA10 DDR3 rdimm pcb layout DDR3U QAA15

    Untitled

    Abstract: No abstract text available
    Text: DATASHEET 1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Description This 28-bit 1:2, or 26-bit 1:2 and 4-bit 1:1, registering clock driver with parity is designed for 1.35V and 1.5V VDD operation. All inputs are 1.35V and 1.5V CMOS compatible, except the


    Original     		PDF 28-bit 26-bit SSTE328n 32882HLB SSTE32882HLB

    BEL 187 PIN DIAGRAM

    Abstract: siemens C166 instruction set ic 4060 pin configuration diagram ic 74 LS 138 DECODER data sheet Siemens PEB 2040 pin diagram of ic 4040 4040 12-bit binary counter RBS 6000 DU format power supply 3,3v/5v ci data sheet 4060
    Text: D at a S h e e t , D S 2 .1 , J u l y 2 00 3 DELIC-LC DELIC-PB DSP Embedded Line and Port Interface Controller PEB 20570 Version 3.1 PEB 20571 Version 3.1 Wire d Communications N e v e r s t o p t h i n k i n g . Edition 2003-07-31 Published by Infineon Technologies AG,


    Original     		PDF D-81541 BEL 187 PIN DIAGRAM siemens C166 instruction set ic 4060 pin configuration diagram ic 74 LS 138 DECODER data sheet Siemens PEB 2040 pin diagram of ic 4040 4040 12-bit binary counter RBS 6000 DU format power supply 3,3v/5v ci data sheet 4060

    SSTE32882KA1

    Abstract: No abstract text available
    Text: DATASHEET Advanced Information 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Description This 28-bit 1:2, or 26-bit 1:2 and 4-bit 1:1, registering clock driver with parity is designed for 1.25V, 1.35V and 1.5V VDD operation.


    Original     		PDF 28-bit 26-bit 32882KA1 SSTE32882KA1 SSTE32882KA1

    IL44

    Abstract: ASYNCHRONOUS COUNTER UP FUNCTION OF PRESET 1-BIT D Latch IL44 J FD14E 2 SD 106 AI OL41s 8 shift register by using D flip-flop ID31E OD34E
    Text: ispLSI 5K/8K Macro Library Supplement Version 8.0 Technical Support Line: 1- 800-LATTICE or 408 428-6414 DSNEXP-ISPMLS Rev 8.01 Copyright This document may not, in whole or part, be copied, photocopied, reproduced, translated, or reduced to any electronic medium or machine-readable form without


    Original     		PDF 800-LATTICE OD54E ODT11 ODT11E ODT14 ODT14E ODT21 ODT21E ODT24 ODT24E IL44 ASYNCHRONOUS COUNTER UP FUNCTION OF PRESET 1-BIT D Latch IL44 J FD14E 2 SD 106 AI OL41s 8 shift register by using D flip-flop ID31E OD34E

    D168H

    Abstract: intel 4040 PEB 4165 T RBS 6000 DU format intel structure 80386EX ci data sheet 4060 C165 C166 PEB20570
    Text: Data She et, DS 1, M arch 2001 DELIC-LC DELIC-PB DSP Embedded Line and Port Interface Controller PEB 20570 Version 3.1 PEB 20571 Version 3.1 Wired Communications N e v e r s t o p t h i n k i n g . Edition 2001-03-19 Published by Infineon Technologies AG,


    Original     		PDF D-81541 D168H intel 4040 PEB 4165 T RBS 6000 DU format intel structure 80386EX ci data sheet 4060 C165 C166 PEB20570

    DDR3U

    Abstract: DDR3U-1866 SLGSSTE32882 top 261 yn JESD79-3 dba1 DDR3L DDR3-2133 RC10 RC11
    Text: SLGSSTE32882 DDR3 Registering Clock Driver with Parity and Quad Chip Selects Features • 28-bit 1:2 or 26-bit 1:2 and 4-bit 1:1 registering clock driver with parity • Supports high density DDR3 modules • Quad Chip Selects • Supports 1.25V up to DDR3U-1866 , 1.35V (up to DDR3L-1866), and 1.5V (up to DDR3-2133)


    Original     		PDF SLGSSTE32882 28-bit 26-bit DDR3U-1866) DDR3L-1866) DDR3-2133) 176-TFBGA 25hich DDR3U DDR3U-1866 SLGSSTE32882 top 261 yn JESD79-3 dba1 DDR3L DDR3-2133 RC10 RC11

    SLGSSTE32882-A04B

    Abstract: DDR3U SLGSSTE32882 SLGSSTE32882-B04B DDR3L DDR3U-1333 ddr3 RDIMM pinout XLXX JESD79-3 RC10
    Text: SLGSSTE32882 DDR3 Registering Clock Driver with Parity and Quad Chip Selects Features • 28-bit 1:2 or 26-bit 1:2 and 4-bit 1:1 registering clock driver with parity • Supports high density DDR3 modules • Quad Chip Selects • Supports 1.25V up to DDR3U-1333 , 1.35V (up to DDR3L-1333), and 1.5V (up to DDR3-1600)


    Original     		PDF SLGSSTE32882 28-bit 26-bit DDR3U-1333) DDR3L-1333) DDR3-1600) 176-TFBGA 000-0032882-10g SLGSSTE32882-A04B DDR3U SLGSSTE32882 SLGSSTE32882-B04B DDR3L DDR3U-1333 ddr3 RDIMM pinout XLXX JESD79-3 RC10

    XLXX

    Abstract: SSTE32882 dba1 SSTE32882HLB JESD8-11A
    Text: DATASHEET 1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Description This 28-bit 1:2, or 26-bit 1:2 and 4-bit 1:1, registering clock driver with parity is designed for 1.35V and 1.5V VDD operation. All inputs are 1.35V and 1.5V CMOS compatible, except the


    Original     		PDF SSTE32882HLB 28-bit 26-bit SSTE32882Hd 32882HLB SSTE32882HLB XLXX SSTE32882 dba1 JESD8-11A

    IOM-2000

    Abstract: D14AH D168H PEB 4165 T SOCRATES 80386EX C165 C166 IOM2000 PEB20570
    Text: Data Sh eet, D S 3, A ug. 2000 DELIC-LC DELIC-PB DSP Embedded Line and Port Interface Controller PEB 20570 Version 2.3 PEB 20571 Version 2.3 Wired Communications N e v e r s t o p t h i n k i n g . Edition 2000-08-22 Published by Infineon Technologies AG,


    Original     		PDF D-81541 IOM-2000 D14AH D168H PEB 4165 T SOCRATES 80386EX C165 C166 IOM2000 PEB20570

    PEB 4165 T

    Abstract: D14AH D168H PEB 4165 SOCRATES 80386EX C165 C166 IOM2000 PEB20570
    Text: Data Sh eet, D S 3.1, A ug. 2003 DELIC-LC DELIC-PB DSP Embedded Line and Port Interface Controller PEB 20570 Version 2.3 PEB 20571 Version 2.3 Wired Communications N e v e r s t o p t h i n k i n g . Edition 2003-08-04 Published by Infineon Technologies AG,


    Original     		PDF D-81541 PEB 4165 T D14AH D168H PEB 4165 SOCRATES 80386EX C165 C166 IOM2000 PEB20570

    1121SAD

    Abstract: Mototrola K 023 D004H PEB2252 D168H SFH0 6063-TS
    Text: ICs for Communications DSP Embedded Line and Port Interface Controller DELIC-LC PEB 20570 Version 2.1 DELIC-PB PEB 20571 Version 2.1 Preliminary Data Sheet 2003-08 DS 1.1 PEB 20570 PEB 20571 Revision History: Current Version: 2003-08 Previous Version: 07.99


    Original     		PDF 16-channel 1121SAD Mototrola K 023 D004H PEB2252 D168H SFH0 6063-TS

    DDR3 rdimm pcb layout

    Abstract: SSTE32882KA1 XLXX SSTE32882 407 MTS controller LX-XX
    Text: DATASHEET Advanced Information SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Description application. By disabling unused outputs the power consumption is reduced. This 28-bit 1:2, or 26-bit 1:2 and 4-bit 1:1, registering clock


    Original     		PDF SSTE32882KA1 28-bit 26-bit SSTE32882HLBAKG SSTE32882HLBAKG8 SSTE32882HLBBKG SSTE32882HLBBKG8 SSTE32882KA1 19-Aug-2010 DDR3 rdimm pcb layout XLXX SSTE32882 407 MTS controller LX-XX