DDR3U
Abstract: DDR3U-1866 SLGSSTE32882 top 261 yn JESD79-3 dba1 DDR3L DDR3-2133 RC10 RC11
Text: SLGSSTE32882 DDR3 Registering Clock Driver with Parity and Quad Chip Selects Features • 28-bit 1:2 or 26-bit 1:2 and 4-bit 1:1 registering clock driver with parity • Supports high density DDR3 modules • Quad Chip Selects • Supports 1.25V up to DDR3U-1866 , 1.35V (up to DDR3L-1866), and 1.5V (up to DDR3-2133)
|
Original
|
PDF
|
SLGSSTE32882
28-bit
26-bit
DDR3U-1866)
DDR3L-1866)
DDR3-2133)
176-TFBGA
25hich
DDR3U
DDR3U-1866
SLGSSTE32882
top 261 yn
JESD79-3
dba1
DDR3L
DDR3-2133
RC10
RC11
|
SLGSSTE32882-A04B
Abstract: DDR3U SLGSSTE32882 SLGSSTE32882-B04B DDR3L DDR3U-1333 ddr3 RDIMM pinout XLXX JESD79-3 RC10
Text: SLGSSTE32882 DDR3 Registering Clock Driver with Parity and Quad Chip Selects Features • 28-bit 1:2 or 26-bit 1:2 and 4-bit 1:1 registering clock driver with parity • Supports high density DDR3 modules • Quad Chip Selects • Supports 1.25V up to DDR3U-1333 , 1.35V (up to DDR3L-1333), and 1.5V (up to DDR3-1600)
|
Original
|
PDF
|
SLGSSTE32882
28-bit
26-bit
DDR3U-1333)
DDR3L-1333)
DDR3-1600)
176-TFBGA
000-0032882-10g
SLGSSTE32882-A04B
DDR3U
SLGSSTE32882
SLGSSTE32882-B04B
DDR3L
DDR3U-1333
ddr3 RDIMM pinout
XLXX
JESD79-3
RC10
|
IMX6 security reference
Abstract: No abstract text available
Text: Hardware Development Guide for i.MX 6Quad, 6Dual, 6DualLite, 6Solo Families of Applications Processors IMX6DQ6SDLHDG Rev 1 06/2013 How to Reach Us: Information in this document is provided solely to enable system and software Home Page: freescale.com implementers to use Freescale products. There are no express or implied copyright
|
Original
|
PDF
|
|
sony CMOS sensor imx 135
Abstract: mipi csi-2 receiver sony IMX 135 sony IMX 132 sony IMX 138 sony cmos sensor imx 179 sony cmos sensor imx 174 MIPI CSI-2 Parallel bridge sony IMX 145 sony IMX 132 CMOS
Text: Freescale Semiconductor Data Sheet: Technical Data Document Number: IMX6SDLCEC Rev. 1, 11/2012 MCIMX6SxExxxxxB MCIMX6SxDxxxxxB MCIMX6UxExxxxxB MCIMX6UxDxxxxxB i.MX 6Solo/6DualLite Applications Processors for Consumer Products Package Information Plastic Package
|
Original
|
PDF
|
|
lpddr2
Abstract: lpddr2 datasheet lpddr2 phy lpddr2 DQ calibration Datasheet LPDDR2 SDRAM DDR3L "Stratix IV" Package layout footprint HSUL-12 lpddr2 tutorial Verilog code of 1-bit full subtractor
Text: Stratix V Device Handbook Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com SV5V1-1.0 Copyright 2010Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words
|
Original
|
PDF
|
2010Altera
lpddr2
lpddr2 datasheet
lpddr2 phy
lpddr2 DQ calibration
Datasheet LPDDR2 SDRAM
DDR3L
"Stratix IV" Package layout footprint
HSUL-12
lpddr2 tutorial
Verilog code of 1-bit full subtractor
|
Untitled
Abstract: No abstract text available
Text: SN74SSQEB32882 www.ti.com SCAS896-PUB – JUNE 2010 28-Bit to 56-Bit Registered Buffer With Address Parity Test One Pair to Four Pair Differential Clock PLL Driver Check for Samples: SN74SSQEB32882 FEATURES 1 • • • • 1-to-2 Register Outputs and 1-to-4 Clock Pair
|
Original
|
PDF
|
SN74SSQEB32882
SCAS896-PUB
28-Bit
56-Bit
DDR3-1866
|
DDR3U
Abstract: ddr3 RDIMM pinout
Text: SN74SSQEC32882 SCAS920-PUB – NOVEMBER 2011 www.ti.com 28-Bit to 56-Bit Registered Buffer With Address Parity Test One Pair to Four Pair Differential Clock PLL Driver Check for Samples: SN74SSQEC32882 FEATURES 1 • • • • • • JEDEC SSTE32882 1-to-2 Register Outputs and 1-to-4 Clock Pair
|
Original
|
PDF
|
SN74SSQEC32882
SCAS920-PUB
28-Bit
56-Bit
SSTE32882
DDR3U
ddr3 RDIMM pinout
|
Untitled
Abstract: No abstract text available
Text: SN74SSQEB32882 www.ti.com SCAS896-PUB – JUNE 2010 28-Bit to 56-Bit Registered Buffer With Address Parity Test One Pair to Four Pair Differential Clock PLL Driver Check for Samples: SN74SSQEB32882 FEATURES 1 • • • • 1-to-2 Register Outputs and 1-to-4 Clock Pair
|
Original
|
PDF
|
SN74SSQEB32882
SCAS896-PUB
28-Bit
56-Bit
DDR3-1866
|
EB32882A
Abstract: No abstract text available
Text: SN74SSQEB32882 www.ti.com SCAS896-PUB – JUNE 2010 28-Bit to 56-Bit Registered Buffer With Address Parity Test One Pair to Four Pair Differential Clock PLL Driver Check for Samples: SN74SSQEB32882 FEATURES 1 • • • • 1-to-2 Register Outputs and 1-to-4 Clock Pair
|
Original
|
PDF
|
SN74SSQEB32882
SCAS896-PUB
28-Bit
56-Bit
DDR3-1866
EB32882A
|
KF35-F1152
Abstract: 5SGX receiver altLVDS vhdl code scrambler epcq "switch power supply" handbook CD 76 13 CP
Text: Stratix V Device Handbook Volume 1: Device Interfaces and Integration 101 Innovation Drive San Jose, CA 95134 www.altera.com SV5V1-1.7 12.0 2012 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos
|
Original
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: PSG2410 DATA SHEET Preliminary Low Dropout Regulator with On-Demand Power for DDR Memory VDDQ Features Description Configurable On-Demand Power® algorithm to adaptively scale regulated output voltage in correlation with monitored activity Sensory interface to monitor activity and demand for
|
Original
|
PDF
|
PSG2410
PSG2410
05H-0FH
24-pin
|
QSFP28 I2C
Abstract: No abstract text available
Text: Arria 10 Device Overview 2013.09.04 AIB-01023 Subscribe Feedback Altera’s Arria FPGAs and SoCs deliver optimal performance and power efficiency in the midrange. By using TSMC's 20-nm process technology on a high-performance architecture, Arria 10 FPGAs and SoCs
|
Original
|
PDF
|
AIB-01023
20-nm
QSFP28 I2C
|
Untitled
Abstract: No abstract text available
Text: Cyclone V Device Overview 2013.12.26 CV-51001 Subscribe Send Feedback The Cyclone V devices are designed to simultaneously accommodate the shrinking power consumption, cost, and time-to-market requirements; and the increasing bandwidth requirements for high-volume and
|
Original
|
PDF
|
CV-51001
|
Untitled
Abstract: No abstract text available
Text: DATASHEET 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Description This 28-bit 1:2, or 26-bit 1:2 and 4-bit 1:1, registering clock driver with parity is designed for 1.25V, 1.35V and 1.5V VDD operation. All inputs are 1.25,1.35V and 1.5V CMOS compatible, except the
|
Original
|
PDF
|
28-bit
26-bit
32882KB1
SSTE32882KB1
|
|
|
LVDS to MIPI CSI
Abstract: sony IMX 135 sony CMOS sensor imx 135 sony IMX 138 sony cmos sensor imx 174 Sony "IMX 175" CMOS sony cmos sensor imx 179 sony IMX 132 sony CMOS sensor imx 136 sony IMX 136
Text: Freescale Semiconductor Data Sheet: Technical Data Document Number: IMX6DQCEC Rev. 1, 11/2012 MCIMX6QxDxxxxC MCIMX6QxExxxxC MCIMX6DxDxxxxC MCIMX6DxExxxxC i.MX 6Dual/6Quad Applications Processors for Consumer Products Package Information Case FCPBGA 21 x 21 mm, 0.8 mm pitch
|
Original
|
PDF
|
|
Sony imx 145
Abstract: sony iMX 145 cmos image sensor sony IMX 145 image sensor Sony IMX 145 CMOS sony cmos sensor imx 172 sony IMX 145 camera sony imx 172 sony I.MX 145 cmos sony IMX 135 sony cmos sensor imx 145
Text: Freescale Semiconductor Data Sheet: Technical Data Document Number: IMX6DQAEC Rev. 1, 11/2012 MCIMX6QxAxxxxC MCIMX6DxAxxxxC i.MX 6Dual/6Quad Automotive and Infotainment Applications Processors Package Information Case FCPBGA 21 x 21 mm, 0.8 mm pitch Ordering Information
|
Original
|
PDF
|
|
DDR3U
Abstract: SSTE32882 2yn1 DDR3 rdimm pcb layout SSTE32882KA1 DDR3U-1600 da-15 pinout dba1 DDR3 layout DDR3 pcb layout
Text: DATASHEET Advanced Information 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Description This 28-bit 1:2, or 26-bit 1:2 and 4-bit 1:1, registering clock driver with parity is designed for 1.25V, 1.35V and 1.5V VDD operation.
|
Original
|
PDF
|
28-bit
26-bit
32882KA1
SSTE32882KA1
DDR3U
SSTE32882
2yn1
DDR3 rdimm pcb layout
SSTE32882KA1
DDR3U-1600
da-15 pinout
dba1
DDR3 layout
DDR3 pcb layout
|
hf1932
Abstract: HSUL-12 DDR3U DIODE CQ 618 lvds cable 20 pins rf1517 UniPHY lpddr2 SSTL-135
Text: Section II. I/O Interfaces This section provides information about Stratix V device I/O features, external memory interfaces, and high-speed differential interfaces with dynamic phase alignment DPA . This section includes the following chapters: • Chapter 5, I/O Features in Stratix V Devices
|
Original
|
PDF
|
|
tsmc 28nm standard io library
Abstract: tsmc design rule 28-nm DDR3L lpddr2 V-by-One HS 5CEA ddrx2 5cgt epcq tsmc design rule vhdl codes for Return to Zero encoder in fpga
Text: Cyclone V Device Handbook Volume 1: Device Overview and Datasheet Cyclone V Device Handbook Volume 1: Device Overview and Datasheet 101 Innovation Drive San Jose, CA 95134 www.altera.com CV-5V1-1.1 Document last updated for Altera Complete Design Suite version:
|
Original
|
PDF
|
|
SSTE32882KB1
Abstract: XLXX DDR3U-1600 QAA10 DDR3 rdimm pcb layout DDR3U QAA15
Text: DATASHEET 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Description This 28-bit 1:2, or 26-bit 1:2 and 4-bit 1:1, registering clock driver with parity is designed for 1.25V, 1.35V and 1.5V VDD operation. All inputs are 1.25,1.35V and 1.5V CMOS compatible, except the
|
Original
|
PDF
|
28-bit
26-bit
32882KB1
SSTE32882KB1
SSTE32882KB1
XLXX
DDR3U-1600
QAA10
DDR3 rdimm pcb layout
DDR3U
QAA15
|
Untitled
Abstract: No abstract text available
Text: SN74SSQEB32882 www.ti.com SCAS896-PUB – JUNE 2010 28-Bit to 56-Bit Registered Buffer With Address Parity Test One Pair to Four Pair Differential Clock PLL Driver Check for Samples: SN74SSQEB32882 FEATURES 1 • • • • 1-to-2 Register Outputs and 1-to-4 Clock Pair
|
Original
|
PDF
|
SN74SSQEB32882
SCAS896-PUB
28-Bit
56-Bit
|
lpddr2 datasheet
Abstract: lpddr2 QSFP optical active cable D-type Connector 25 Pin UniPHY lpddr2 CCPD 33 CB 100MHz lpddr2 spec tsmc 28nm standard io library lpddr2 phy lpddr2 DQ calibration
Text: Stratix V Device Handbook 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version: Document Date: 10.0 July 2010 Copyright © 2010Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words
|
Original
|
PDF
|
2010Altera
lpddr2 datasheet
lpddr2
QSFP optical active cable
D-type Connector 25 Pin
UniPHY lpddr2
CCPD 33 CB 100MHz
lpddr2 spec
tsmc 28nm standard io library
lpddr2 phy
lpddr2 DQ calibration
|
lpddr2 datasheet
Abstract: lpddr2 UniPHY lpddr2 Datasheet LPDDR2 SDRAM jesd79-3d HSUL-12 lpddr2 phy lpddr2 DQ calibration Dual LPDDR2 Datasheet LPDDR2
Text: Section II. I/O Interfaces This section provides information about Stratix V device I/O features, external memory interfaces, and high-speed differential interfaces with dynamic phase alignment DPA . This section includes the following chapters: • Chapter 5, I/O Features in Stratix V Devices
|
Original
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: SN74SSQEC32882 SCAS920-PUB – NOVEMBER 2011 www.ti.com 28-Bit to 56-Bit Registered Buffer With Address Parity Test One Pair to Four Pair Differential Clock PLL Driver Check for Samples: SN74SSQEC32882 FEATURES 1 • • • • • • JEDEC SSTE32882 1-to-2 Register Outputs and 1-to-4 Clock Pair
|
Original
|
PDF
|
SN74SSQEC32882
SCAS920-PUB
28-Bit
56-Bit
SSTE32882
|
