M66281FP
Abstract: MITSUBISHI M
Text: MITSUBISHI <DIGITAL ASSP> M66281FP 5120 x 8-BIT x 2 LINE MEMORY When write reset input WRESB is set to "L", the write address counter of memory only for 1 line delay data is initialized. When read enable input REB is set to "L", the contents of memory only for 1 line delay data are output to data outputs Q00 to Q07
|
Original
|
M66281FP
M66281
M66281FP
MITSUBISHI M
|
PDF
|
M66259FP
Abstract: No abstract text available
Text: MITSUBISHI <DIGITAL ASSP> M66259FP 8192 x 8-BIT x 2 LINE MEMORY DESCRIPTION PIN CONFIGURATION TOP VIEW The M66259 is high speed line memory that uses high performance silicon gate CMOS process technology and adopts the FIFO (First In First Out) structure consisting of 8192 words x 8 bits x 2.
|
Original
|
M66259FP
M66259
M66259FP
|
PDF
|
M66257
Abstract: M66257FP
Text: MITSUBISHI MITSUBISHI 〈DIGITAL 〈DIGITAL ASSP〉 ASSP〉 M66257FP M66257FP 5120 x 8-BIT 2 LINE MEMORY FIFO 5120 × 8-BIT × 2×LINE MEMORY (FIFO) DESCRIPTION The M66257FP is a high-speed line memory with a FIFO (First In First Out) structure of 5120-word × 8-bit double configuration which uses high-performance silicon gate CMOS
|
Original
|
M66257FP
M66257FP
5120-word
M66257
M66257
|
PDF
|
M50197P
Abstract: m50195 M50198P echo sound processors M50197P DIGITAL ECHO IC M65831p m50197 M65831P echo sound processors echo sound ic MITSUBISHI Digital Echo
Text: MITSUBISHI SOUND PROCESSORS TYPICAL APPLICATIONS FOR DIGITAL DELAY 1C H SURROUND MIC AMP DELAY ECHO ECHO OUT KARAOKE SET III»'" 20 ~ 150msec MULTI-LINE REVERBERATION SOUND FIELD EFFECT SYSTEM MITSUBISHI DIGITAL DELAY 1C SERIES Type name M50194P Function Single chip
|
OCR Scan
|
150msec
M50194P
M50194AP
12dB/2dB
16bit
M62408FP
V/45mA
M62409FP
M50197P
m50195
M50198P
echo sound processors M50197P
DIGITAL ECHO IC M65831p
m50197
M65831P
echo sound processors
echo sound ic
MITSUBISHI Digital Echo
|
PDF
|
M52023SP
Abstract: rti sg16 sb 9v V14p 9V27 52P4B SG10 SG14 SG16
Text: MITSUBISHI ICs TV M52023SP NTSC VIDEO CHROMA DEFLECTION DESCRIPTION PIN CONFIGURATION (TOP VIEW) The M52023SP is semiconductor integrated circuit that processes video, color, and vertical/horizontal sync signals of the line. FEATURES •Equipped with delay-line contour adjustment for sharper
|
OCR Scan
|
M52023SP
M52023SP
jp35-
rti sg16
sb 9v
V14p
9V27
52P4B
SG10
SG14
SG16
|
PDF
|
M51485L
Abstract: m51485
Text: MITSUBISHI ICs AV COMMON M51485L 2-MULTIPLICATION FREQUENCY MULTIPLIER DESCRIPTION The M51485L is a semiconductor integrated circuit containing a ^-multiplication frequency multiplier for CCD delay line clock. The circuit consists of the 2-multiplication frequency multiplier,
|
OCR Scan
|
M51485L
M51485L
14-pin
50-mVp-p
m51485
|
PDF
|
2sc603
Abstract: No abstract text available
Text: MITSUBISHI LINEAR INTEGRATED CIRCUIT M52325AP SECAM DECODER [GENERAL DESCRIPTION] The M52325AP is designed for SECAM chrominance decoding.The 1C should preferably be used in conjunction with PAL / NTSC signal processor M52340SP and the switched capacitor baseband delay line.
|
OCR Scan
|
M52325AP
M52325AP
M52340SP
2sc603
|
PDF
|
M51485L
Abstract: m51485 frequency multi
Text: MITSUBISHI ICs AV COMMON M51485L 2-MULTIPLICATION FREQUENCY MULTIPLIER DESCRIPTION The M51485L is a semiconductor integrated circuit containing a 2-multiplication frequency multiplier for CCD delay line clock. PIN CONFIGURATION (TOP VIEW) The circuit consists of the 2-multiplication frequency multiplier,
|
OCR Scan
|
M51485L
M51485L
14-pin
50-mVp-p
m51485
frequency multi
|
PDF
|
M51386L
Abstract: glass delay line color tv receiver
Text: MITSUBISHI ICs AV COMMON M51386L COMB FILTER SIGNAL PROCESSOR DESCRIPTION The M51386L is a semiconductor integrated circuit designed to serve as a comb filter signal processing unit, using a glass delay line. The circuit consists of buffer circuit, adding circuit
|
OCR Scan
|
M51386L
M51386L
140mW
D021D73
glass delay line
color tv receiver
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MITSUBISHI ICs AV COMMON M51386L COMB FILTER SIGNAL PROCESSOR DESCRIPTION The M51386L is a semiconductor integrated circuit designed to serve as a comb filter signal processing unit, using a glass PIN CONFIGURATION (TOP VIEW) delay line. The circuit consists of buffer circuit, adding circuit
|
OCR Scan
|
M51386L
M51386L
140mW
G021D73
|
PDF
|
M51386L
Abstract: M51386
Text: MITSUBISHI ICs AV COMMON M51386L COMB FILTER SIGNAL PROCESSOR DESCRIPTION PIN C ONFIG UR ATION (TO P VIEW) The M 51386L is a sem iconductor integrated circuit designed to serve as a com b filter signal processing unit, using a glass delay line. The circuit co nsists of buffer circuit, adding circuit
|
OCR Scan
|
M51386L
M51386L
M51386
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MITSUBISHI DIGITAL ASSP M66255FP 8192 x 10-BIT LINE MEMORY (FIFO) DESCRIPTION The M66255FP is a high-speed line memory with a FIFO (First In First Out) structure of 8192-word x 10-bit configura tion which uses high-performance silicon gate CMOS pro cess technology.
|
OCR Scan
|
M66255FP
10-BIT
M66255FP
8192-word
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MITSUBISHI DIGITAL ASSP M66258FP a<\9 =,o<"0V 8192 x 8-BIT LINE MEMORY (FIFO) PIN CONFIGURATION (TOP VIEW) Qo <DATA OUTPUT • E ¡Ü Q i <- H E Q3 <- E READENABLE INPUT RE E READ RESET INPUT RRES E GND E READCLOCK INPUT RCK-» E DATA INPUT <- D2 E <- 03
|
OCR Scan
|
M66258FP
M66256
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MITSUBISHI DIGITAL ASSP M66251L 5120 x 8-BIT LINE MEMORY (FIFO) DESCRIPTION The M66251L is a high-speed line memory with a FIFO (First In First Out) structure of 5120-word x 8-bit configuration which uses high-performance silicon gate CMOS process technology.
|
OCR Scan
|
M66251L
M66251L
5120-word
|
PDF
|
|
|
Untitled
Abstract: No abstract text available
Text: MITSUBISHI {DIGITAL ASSP M66257FP 5120 x 8-BIT x 2 LINE MEMORY FIFO) PIN CONFIGURATION (TOP VIEW) Eo K Œ Q 02Í— E Q03«— E O 04<- E O 05<- Œ O06 <- E s O 07<- Œ m Q11 «- E "0 m n Digital photocopiers, high-speed facsimile, laser beam print ers.
|
OCR Scan
|
M66257FP
M66257
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MITSUBISHI DIGITAL ASSP M66256FP 5120 x 8-BIT LINE MEMORY (FIFO) DESCRIPTION The M66256FP is a high-speed line memory with a FIFO (First In First Out) structure of 5120-word x 8-bit configuration which uses high-performance silicon gate CMOS process technology.
|
OCR Scan
|
M66256FP
M66256FP
5120-word
D02DS1b
M66255
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MITSUBISHI DIGITAL ASSP M66252P/FP 1152 x 8-BIT LINE MEMORY (FIFO) DESCRIPTION The M66252P/FP is a high-speed line memory with a FIFO (First In First Out) structure of 1152-word x 8-bit configuration which uses high-performance silicon gate CMOS process
|
OCR Scan
|
M66252P/FP
M66252P/FP
1152-word
1152words
002G577
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MITSUBISHI SEMICONDUCTORS SOUND PROCDSSOR ICs ^ lases ^ M65851FP e r j^ g m ñ ÍOUí so«'6 ' ’ SINGLE CHIP KARAOKE PROCESSOR ("d e s c r i p t io n '^ *T h e M 6 5 8 5 1 F P is an LSI that not only contains circuits (echo and key control) n ec e s s a ry for K a ra o k e but also im proves
|
OCR Scan
|
M65851FP
150mVrms
M65851
4700p
|
PDF
|
66256FP
Abstract: fifo "digital delay line"
Text: MITSUBISHI DIGITAL ASSP M66256FP 5120 x 8-BIT LINE MEMORY (FIFO) DESCRIPTION PIN CONFIGURATION (TOP VIEW) The M 66256FP is a high-speed line m em ory with a FIFO (First In First Out) structure of 5120-word x 8-bit configuration which uses high-perform ance silicon gate CMOS process
|
OCR Scan
|
M66256FP
66256FP
5120-word
fifo "digital delay line"
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MITSUBISHI DIGITAL ASSP> M66255FP 8192 x 10-BIT LINE MEMORY (FIFO DESCRIPTION T h e M 66 25 5F P is a h ig h -s p e e d line m e m o ry w ith a F IF O (First In First O ut) structure of 81 9 2 -w o rd x 10-bit co n fig u ra tion w h ich uses h ig h -p e rfo rm a n c e silico n gate C M O S p ro
|
OCR Scan
|
M66255FP
10-BIT
|
PDF
|
m66251
Abstract: m66251l
Text: MITSUBISHI DIGITAL ASSP M66251L 5120 x 8-BIT LINE MEMORY (FIFO) DESCRIPTION The M66251L is a high-speed line memory with a FIFO (First In First Out) structure of 5120-word x 8-bit configuration which uses high-perform ance silicon gate CMOS process technology.
|
OCR Scan
|
M66251L
M66251L
5120-word
m66251
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MITSUBISHI < DIGITAL ASSP> M 66250P /FP 5 1 2 0 X 8-BIT LINE MEMORY F IF O /L IF O DESCRIPTION The M66250P/FP is a high-speed line memory with a FIFO (First In First Out) structure of 5120 -w o rd X 8 -b it configura tion which uses high-performance silicon gate CMOS pro
|
OCR Scan
|
66250P
M66250P/FP
M66250
DG20550
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MITSUBISHI DIGITAL ASSP M66257FP 5120 DESCRIPTION X 8-BIT X 2 LINE MEMORY (FIFO) PIN CONFIGURATION (TOP VIEW) The M66257FP is a high-speed line m em ory with a FIFO (First In First Out) structure of 5120-word x 8-bit double con figuration which uses high-performance silicon gate CMOS
|
OCR Scan
|
M66257FP
M66257FP
5120-word
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MITSUBISHI <DIGITAL ASSP> M66280FP 5120 x 8-BIT LINE MEMORY the FIFO First In First Out structure consisting of 5120 words x 8 bits. T he M 66280FP , perform ing reading and w riting o p erations at different cycles independently and asynchronously, is optimal for
|
OCR Scan
|
M66280FP
66280F
66280FP
|
PDF
|
