M25PXXX Search Results

M25PXXX Datasheets Context Search

Catalog Datasheet	MFG & Type	PDF	Document Tags
Untitled Abstract: No abstract text available Text: CD00250129 Rev 2.1 IN APPROVAL PAGE A ft Embedded MPU with ARM926 core, flexible memory support, powerful connectivity features and human machine interface -D ra Technical Literature Alternate Identifier s Key process 16324 Product Development Dr ISO Definition	Original	PDF	CD00250129 ARM926 SPEAr300,
7812 TO-3 Abstract: SPEAR310 4027 pin diagram SPEAr600 M25Pxxx LK 1628 spear3XX jtag 8bit nand flash upd programmable timer ST 7812 Text: SPEAr310 Embedded MPU with ARM926 core, flexible memory support, extended set of powerful connectivity features Features • ARM926EJ-S 333 MHz core ■ High-performance 8-channel DMA ■ Dynamic power-saving features ■ Configurable peripheral functions multiplexed	Original	PDF	SPEAr310 ARM926 ARM926EJ-S LPDDR-333/DDR2-666 16-bit 32bit 7812 TO-3 SPEAR310 4027 pin diagram SPEAr600 M25Pxxx LK 1628 spear3XX jtag 8bit nand flash upd programmable timer ST 7812
PH6N Abstract: TRANSISTOR PH6N transistor ph4n Text: SPEAr600 Embedded MPU with dual ARM926 core, flexible memory support, powerful connectivity features and programmable LCD interface Datasheet − production data Features • Dual ARM926EJ-S core up to 333 MHz: – Each with 16 Kbytes instruction cache + 16	Original	PDF	SPEAr600 ARM926 ARM926EJ-S 8/16-bit DDR1333 PH6N TRANSISTOR PH6N transistor ph4n
transistor PH6n Abstract: transistor PH7n ph5n PH6N transistor ph4n transistor ph0n ph7n ph1n lk1 K20 transistor ph5n Text: SPEAr600 Embedded MPU with dual ARM926 core, flexible memory support, powerful connectivity features and programmable LCD interface Features • Dual ARM926EJ-S core up to 333 MHz: – Each with 16 Kbytes instruction cache + 16 Kbytes data cache ■ High performance 8-channel DMA	Original	PDF	SPEAr600 ARM926 ARM926EJ-S 8/16-bit DDR1333 transistor PH6n transistor PH7n ph5n PH6N transistor ph4n transistor ph0n ph7n ph1n lk1 K20 transistor ph5n
lpddr3 Abstract: M25Pxxx SPEAR310 d1577 Text: SPEAr310 Embedded MPU with ARM926 core, flexible memory support, extended set of powerful connectivity features Features • ARM926EJ-S 333 MHz core ■ High-performance 8-channel DMA ■ Dynamic power-saving features ■ Configurable peripheral functions multiplexed	Original	PDF	SPEAr310 ARM926 ARM926EJ-S LPDDR-333/DDR2-666 16-bit 32bit lpddr3 M25Pxxx SPEAR310 d1577
atmel h020 Abstract: atmel h022 atmel 0713 0x16000000 Atmel PART DATE CODE AA13 ARM926EJ-S MAC110 PBGA420 SPEAR-09-H022 Text: SPEAR-09-H022 SPEAr Head200 ARM 926, 200K customizable eASIC™ gates, large IP portfolio SoC Features • ARM926EJ-S - fMAX 266 MHz, 32 KI - 16 KD cache, 8 KI - KD TCM, ETM9 and JTAG interfaces ■ 200K customizable equivalent ASIC gates 16K LUT equivalent with 8 channels internal	Original	PDF	SPEAR-09-H022 Head200 ARM926EJ-S 16-bit atmel h020 atmel h022 atmel 0713 0x16000000 Atmel PART DATE CODE AA13 MAC110 PBGA420 SPEAR-09-H022
Untitled Abstract: No abstract text available Text: SPEAr300 Embedded MPU with ARM926 core, flexible memory support, powerful connectivity features and human machine interface Features • ARM926EJ-S core up to 333 MHz ■ High-performance 8-channel DMA ■ Dynamic power-saving features ■ Configurable peripheral functions on 102	Original	PDF	SPEAr300 ARM926 ARM926EJ-S LPDDR-333/DDR2-666 16-bit
Untitled Abstract: No abstract text available Text: SPEAr310 Embedded MPU with ARM926 core, flexible memory support, extended set of powerful connectivity features Features • ARM926EJ-S 333 MHz core ■ High-performance 8-channel DMA ■ Dynamic power-saving features ■ Configurable peripheral functions multiplexed	Original	PDF	SPEAr310 ARM926 ARM926EJ-S LPDDR-333/DDR2-666 16-bit 32bit
atmel h020 Abstract: atmel 0713 ATMEL 620 spear linux uart baud rate spear AA13 ARM926EJ-S MAC110 PBGA420 SPEAR-09-H022 Text: SPEAR-09-H022 SPEAr Head200 ARM 926, 200K customizable eASIC™ gates, large IP portfolio SoC PRELIMINARY DATA Features • ARM926EJ-S - fMAX 266 MHz, 32 KI - 16 KD cache, 8 KI - KD TCM, ETM9 and JTAG interfaces ■ 200K customizable equivalent ASIC gates	Original	PDF	SPEAR-09-H022 Head200 ARM926EJ-S PBGA420 atmel h020 atmel 0713 ATMEL 620 spear linux uart baud rate spear AA13 MAC110 PBGA420 SPEAR-09-H022
atmel h020 Abstract: atmel 0713 AA13 ARM926EJ-S MAC110 PBGA420 SPEAR-09-H022 usb 3 sm Flash drive controller M25Pxxx state machine for ahb to apb bridge Text: SPEAR-09-H022 SPEAr Head200 ARM 926, 200K customizable eASIC™ gates, large IP portfolio SoC PRELIMINARY DATA Features • ARM926EJ-S - fMAX 266 MHz, 32 KI - 16 KD cache, 8 KI - KD TCM, ETM9 and JTAG interfaces ■ 200K customizable equivalent ASIC gates	Original	PDF	SPEAR-09-H022 Head200 ARM926EJ-S PBGA420 atmel h020 atmel 0713 AA13 MAC110 PBGA420 SPEAR-09-H022 usb 3 sm Flash drive controller M25Pxxx state machine for ahb to apb bridge
SPEAr320 Abstract: SPEAr320-2 Atmel touchscreen upd programmable timer 24 pin stn lcd pinout details capacitive touchscreen ARM926 ARM926EJ ARM926EJ-S LFBGA289 Text: SPEAr320 Embedded MPU with ARM926 core, optimized for factory automation and consumer applications Features • ARM926EJ-S 333 MHz core ■ High-performance 8-channel DMA ■ Dynamic power-saving features ■ Configurable peripheral functions on 102 shared I/Os. Please refer to Table 10:	Original	PDF	SPEAr320 ARM926 ARM926EJ-S LPDDR-333/DDR2-666 16-bit 16bit SPEAr320 SPEAr320-2 Atmel touchscreen upd programmable timer 24 pin stn lcd pinout details capacitive touchscreen ARM926EJ LFBGA289
C4269 Abstract: Package tray 15X15 lpddr3 A1668 SPEAR300-2 d1577 15.4 lcd Text: SPEAr300 Embedded MPU with ARM926 core, flexible memory support, powerful connectivity features and human machine interface Features • ARM926EJ-S core up to 333 MHz ■ High-performance 8-channel DMA ■ Dynamic power-saving features ■ Configurable peripheral functions multiplexed	Original	PDF	SPEAr300 ARM926 ARM926EJ-S LPDDR-333/DDR2-666 16-bit C4269 Package tray 15X15 lpddr3 A1668 SPEAR300-2 d1577 15.4 lcd
TRANSISTOR PH6N Abstract: ph6n transistor PH7n ph5n transistor ph5n transistor ph4n transistor ph0n ph7n M95xx "ph4n" Text: SPEAr600 Embedded MPU with dual ARM926 core, flexible memory support, powerful connectivity features and programmable LCD interface Datasheet − production data Features • Dual ARM926EJ-S core up to 333 MHz: – Each with 16 Kbytes instruction cache + 16	Original	PDF	SPEAr600 ARM926 ARM926EJ-S 8/16-bit DDR1333 TRANSISTOR PH6N ph6n transistor PH7n ph5n transistor ph5n transistor ph4n transistor ph0n ph7n M95xx "ph4n"
atmel h020 Abstract: M25Pxxx state machine for ahb to apb bridge multiport memory controller A13 cristal ARM926EJ-S electrical ATMEL 0905 INPUT/atmel h020 Text: SPEAr-09-H020 SPEAr Head ARM 926, 200K customizable eASIC™ gates, large IP portfolio SoC PRELIMINARY DATA Features • ARM926EJ-S - fMAX 266 MHz, 32 KI - 16 KD cache, 8 KI - KD tcm, ETM9 and JTAG interfaces ■ 200K customizable equivalent ASIC gates with	Original	PDF	SPEAr-09-H020 ARM926EJ-S atmel h020 M25Pxxx state machine for ahb to apb bridge multiport memory controller A13 cristal ARM926EJ-S electrical ATMEL 0905 INPUT/atmel h020

transistor ph4n Abstract: N/smd transistor ph4n Text: SPEAr600 Embedded MPU with dual ARM926 core, flexible memory support, powerful connectivity features and programmable LCD interface Features • Dual ARM926EJ-S core up to 333 MHz: – Each with 16 Kbytes instruction cache + 16 Kbytes data cache ■ High performance 8-channel DMA	Original	PDF	SPEAr600 ARM926 ARM926EJ-S 8/16-bit DDR1400 transistor ph4n N/smd transistor ph4n
TV11 Abstract: tv11 capacitor E800 F400 ARM7 instruction set pulse stretcher using 555 IC circuit diagram how to interface microcontroller with encoder 227 tantalum capacitor 195TB sem 2106 schematic Text: RM0003 Reference manual STR750 ARM7TDMI-S -based microcontroller family Introduction This Reference Manual provides complete information for application developers on how to use the STR750 Microcontroller memory and peripherals. The STR750 is a family of microcontrollers with different memory sizes, packages and	Original	PDF	RM0003 STR750 TV11 tv11 capacitor E800 F400 ARM7 instruction set pulse stretcher using 555 IC circuit diagram how to interface microcontroller with encoder 227 tantalum capacitor 195TB sem 2106 schematic
i2s full duplex Abstract: Camera Module CSI2 interface LK 1628 24 pin stn lcd pinout details SPEAr300 Mobile Camera Module motorola l7 Atmel touchscreen matrix 7x5 ms upd programmable timer CBC 307 Text: SPEAr300 Embedded MPU with ARM926 core, flexible memory support, powerful connectivity features and human machine interface Features • ARM926EJ-S core up to 333 MHz ■ High-performance 8-channel DMA ■ Dynamic power-saving features ■ Configurable peripheral functions on 102	Original	PDF	SPEAr300 ARM926 ARM926EJ-S LPDDR-333/DDR2-666 16-bit i2s full duplex Camera Module CSI2 interface LK 1628 24 pin stn lcd pinout details SPEAr300 Mobile Camera Module motorola l7 Atmel touchscreen matrix 7x5 ms upd programmable timer CBC 307
Untitled Abstract: No abstract text available Text: SPEAr320 Embedded MPU with ARM926 core for factory automation and consumer applications Preliminary data Features • ARM926EJ-S 333 MHz core ■ High-performance 8-channel DMA ■ Dynamic power-saving features ■ Configurable peripheral functions multiplexed	Original	PDF	SPEAr320 ARM926 ARM926EJ-S LPDDR-333/DDR2-666 16-bit 16bit
atmel h020 Abstract: atmel h022 uart baud rate spear AA13 ARM926EJ-S MAC110 PBGA420 SPEAR-09-H022 Atmel ARM9 ATMEL 0905 Text: SPEAR-09-H022 SPEAr Head ARM 926, 200K customizable eASIC™ gates, large IP portfolio SoC PRELIMINARY DATA Features • ARM926EJ-S - fMAX 266 MHz, 32 KI - 16 KD cache, 8 KI - KD tcm, ETM9 and JTAG interfaces ■ 200K customizable equivalent ASIC gates	Original	PDF	SPEAR-09-H022 ARM926EJ-S PBGA420 atmel h020 atmel h022 uart baud rate spear AA13 MAC110 PBGA420 SPEAR-09-H022 Atmel ARM9 ATMEL 0905
SPEAR-09-B042 Abstract: Camera Module CSI2 interface Mobile Camera Module motorola l7 8202 dram controller GPIO109 lpddr ARM926EJ-S ITU656 41 942 RGB565 to rgb888 epson Text: SPEAR-09-B042 SPEAr BASIC ARM 926EJ-S core, customizable logic, large IP portfolio SoC Preliminary Data Features • ARM926EJ-S core @333 MHz – 16 Kbyte instructions/data cache ■ Reconfigurable logic array: – 300 Kgate 100% utilization rate – 102 I/O lines	Original	PDF	SPEAR-09-B042 926EJ-S ARM926EJ-S LFBGA289 32-Kbyte 10-bit, SPEAR-09-B042 Camera Module CSI2 interface Mobile Camera Module motorola l7 8202 dram controller GPIO109 lpddr ITU656 41 942 RGB565 to rgb888 epson