M13S32321A Search Results
M13S32321A Datasheets (1)
Part | ECAD Model | Manufacturer | Description | Curated | Datasheet Type | |
---|---|---|---|---|---|---|
M13S32321A | Elite Semiconductor Memory Technology | 256K x 32 Bit x 4 Banks Double Data Rate SDRAM | Original |
M13S32321A Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
M13S32321AContextual Info: ESMT M13S32321A DDR SDRAM 256K x 32 Bit x 4 Banks Double Data Rate SDRAM Features z JEDEC Standard z Internal pipelined double-data-rate architecture, two data access per clock cycle z Bi-directional data strobe DQS z On-chip DLL z Differential clock inputs (CLK and CLK ) |
Original |
M13S32321A M13S32321A | |
M13S32321AContextual Info: ESMT M13S32321A DDR SDRAM 256K x 32 Bit x 4 Banks Double Data Rate SDRAM Features z JEDEC Standard z Internal pipelined double-data-rate architecture, two data access per clock cycle z Bi-directional data strobe DQS z On-chip DLL z Differential clock inputs (CLK and CLK ) |
Original |
M13S32321A M13S32321A | |
M13S128324A-5BG
Abstract: M13S128324A
|
Original |
M13S128324A M13S128324A-5BG M13S128324A | |
M13S128324AContextual Info: ESMT M13S128324A Operation Temperature Condition -40~85°C Revision History Revision 1.0 Dec. 14 2007 -Original Elite Semiconductor Memory Technology Inc. Publication Date : Dec. 2007 Revision : 1.0 1/49 ESMT M13S128324A Operation Temperature Condition -40~85°C |
Original |
M13S128324A M13S128324A | |
K 872
Abstract: M13S128324A
|
Original |
M13S128324A K 872 M13S128324A | |
M13S2561616A-5TG
Abstract: 90-FBGA M12L64164A-7T M13S2561616A -5T M11B416256A-25JP diode 6BG 90FBGA M12L128168A-6TG M12L16161A TSOPII
|
Original |
256Kb 40/44L-TSOPII M11B416256A-25JP M11B416256A-35TG M11L416256SA-35JP M11L416256SA-35TG 40L-SOJ 44-40L-TSOPII 128Mb M13S2561616A-5TG 90-FBGA M12L64164A-7T M13S2561616A -5T M11B416256A-25JP diode 6BG 90FBGA M12L128168A-6TG M12L16161A TSOPII | |
M13S128324AContextual Info: ESMT M13S128324A Revision History Revision 0.1 May. 13 2005 -Original Revision 0.2 (Aug. 08 2005) -Delete Non-Pb-free of ordering information -Modify typing error of Pin Arrangement Revision 1.0 (Mar. 08 2006) -Delete “Preliminary” at every page -Modify tWR from 2clk to 15ns |
Original |
M13S128324A M13S128324A | |
M13S128324AContextual Info: ESMT M13S128324A Revision History Revision 0.1 May. 13 2005 -Original Revision 0.2 (Aug. 08 2005) -Delete Non-Pb-free of ordering information -Modify typing error of Pin Arrangement Revision 1.0 (Mar. 08 2006) -Delete “Preliminary” at every page -Modify tWR from 2clk to 15ns |
Original |
M13S128324A M13S128324A | |
Contextual Info: ESMT M13S128324A Revision History Revision 0.1 May. 13 2005 -Original Revision 0.2 (Aug. 08 2005) -Delete Non-Pb-free of ordering information -Modify typing error of Pin Arrangement Revision 1.0 (Mar. 08 2006) -Delete “Preliminary” at every page -Modify tWR from 2clk to 15ns |
Original |
||
M13S128324AContextual Info: ESMT M13S128324A Revision History Revision 0.1 May. 13 2005 -Original Revision 0.2 (Aug. 08 2005) -Delete Non-Pb-free of ordering information -Modify typing error of Pin Arrangement Revision 1.0 (Mar. 08 2006) -Delete “Preliminary” at every page -Modify tWR from 2clk to 15ns |
Original |
M13S128324A M13S128324A | |
Contextual Info: ESMT Preliminary M13S128324A Revision History Revision 0.1 May. 13 2005 -Original Revision 0.2 (Aug. 08 2005) -Delete Non-Pb-free of ordering information -Modify typing error of Pin Arrangement Elite Semiconductor Memory Technology Inc. Publication Date : Aug. 2005 |
Original |
M13S128324A | |
Contextual Info: ESMT M13S128324A Revision History Revision 0.1 May. 13 2005 -Original Revision 0.2 (Aug. 08 2005) -Delete Non-Pb-free of ordering information -Modify typing error of Pin Arrangement Revision 1.0 (Mar. 08 2006) -Delete “Preliminary” at every page -Modify tWR from 2clk to 15ns |
Original |
M13S128324A | |
Contextual Info: ESMT M13S128324A Revision History Revision 0.1 May. 13 2005 -Original Revision 0.2 (Aug. 08 2005) -Delete Non-Pb-free of ordering information -Modify typing error of Pin Arrangement Revision 1.0 (Mar. 08 2006) -Delete “Preliminary” at every page -Modify tWR from 2clk to 15ns |
Original |
M13S128324A |