DIODE B12 51
Abstract: No abstract text available
Text: FCT163501A/C 3.3V CMOS 18-BIT REGISTERED TRANSCEIVER INDUSTRIAL TEMPERATURE RANGE 3.3V CMOS 18-BIT REGISTERED TRANSCEIVER FCT163501A/C DESCRIPTION: FEATURES: The FCT163501 18-bit registered transceivers are built using advanced dual metal CMOS technology. These high-speed, low-power 18-bit
|
Original
|
IDT74FCT163501A/C
18-BIT
18-BIT
FCT163501
DIODE B12 51
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 3.3V CMOS 18-BIT REGISTERED TRANSCEIVER dt) IDT54/FCT163501/A/C Integrated Devi«;e Technology, Inc. FEATURES: ers a re built using a d v a n c e d du al m eta l C M O S te ch n o lo g y . • 0 .5 M IC R O N C M O S T e c h n o lo g y T h e s e h ig h -s p e e d , lo w -p o w e r 1 8 -b it reg is te re d bus tra n s c e iv
|
OCR Scan
|
18-BIT
IDT54/74FCT163501/A/C
250ps
IDT54/74FCT163501
E56-1)
|
PDF
|
SO56-2
Abstract: No abstract text available
Text: FCT163501/A/C 3.3V CMOS 18-BIT REGISTERED TRANSCEIVER COMMERCIAL TEMPERATURE RANGES 3.3V CMOS 18-BIT REGISTERED TRANSCEIVER DESCRIPTION: FEATURES: − − − − − − − − − − FCT163501/A/C 0.5 MICRON CMOS Technology Typical tSK o (Output Skew) < 250ps
|
Original
|
IDT74FCT163501/A/C
18-BIT
18-BIT
250ps
MIL-STD-883,
200pF,
SO56-1)
SO56-2)
SO56-3)
SO56-2
|
PDF
|
B14 DIODE
Abstract: SO56-2 FCT163501
Text: IDT54/FCT163501/A/C 3.3V CMOS 18-BIT REGISTERED TRANSCEIVER Integrated Device Technology, Inc. FEATURES: • 0.5 MICRON CMOS Technology • Typical tSK o (Output Skew) < 250ps • ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
|
Original
|
IDT54/74FCT163501/A/C
18-BIT
250ps
MIL-STD-883,
200pF,
FCT16350own
B14 DIODE
SO56-2
FCT163501
|
PDF
|
mips r4600
Abstract: SRAM 256KB 6ns QS3383Q R4700-150MHz M 0737
Text: .< 1 1 1 ^ GT-64012/A ija li lea Secondary Cache Controller for R4600/4650/4700/5000 P lease contact Galileo Technology for possible updates before finalizing a design. FEATURES • • • • • • • • • • • Final Revision 3.0 10/22/97 Supports all write patterns DDDD or slower
|
OCR Scan
|
GT-64012/A
R4600/4650/4700/5000
64-bit
256KByte
-512KByte
32Kx18
64Kx18
32Kx36
50MHz
mips r4600
SRAM 256KB 6ns
QS3383Q
R4700-150MHz
M 0737
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ^aaai^ _»l <•■■ ;s■■s » Galileo ■■ Technology, Inc. Secondary Cache Controller For The R4600/R4700 GT-64012 Preliminary December 1995/Rev. 2 NOTE: Always contact Galileo Technology for possible updates before starting a design. FEATURES Secondary cache controller for the 64-bit IDT R4600
|
OCR Scan
|
R4600/R4700
GT-64012
1995/Rev.
64-bit
R4600
R4700
50MHz
256KByte
-512KByte
32Kx18
|
PDF
|
Untitled
Abstract: No abstract text available
Text: FCT163501/A/C 3.3V CMOS 18-BIT REGISTERED TRANSCEIVER INDUSTRIAL TEMPERATURE RANGES 3.3V CMOS 18-BIT REGISTERED TRANSCEIVER DESCRIPTION: FEATURES: − − − − − − − − − FCT163501/A/C 0.5 MICRON CMOS Technology Typical tSK o (Output Skew) < 250ps
|
Original
|
IDT74FCT163501/A/C
18-BIT
18-BIT
250ps
MIL-STD-883,
200pF,
FCT163501/A/C
SO56-1)
|
PDF
|
AXTO
Abstract: IB16I
Text: 3.3V CMOS 18-BIT REGISTERED TRANSCEIVER FE A T U R E S : - 0.5 MICRON CMOS Technology - Typical tSK o (Output Skew) < 250ps - ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0) - FCT163501/A/C D E S C R IP TIO N :
|
OCR Scan
|
18-BIT
IDT74FCT163501/A/C
250ps
MIL-STD-883,
200pF,
FCT163501/A/C
IDT74FCT163501
S056-1)
AXTO
IB16I
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Data sheet acquired from Cypress Semiconductor Corporation. Data sheet modified to remove devices not offered. FCT163501 CY74FCT163H501 18-Bit Registered Transceivers SCCS047 - January 1998 - Revised March 2000 Features • Eliminates the need for external pull-up or pull-down
|
Original
|
CY74FCT163501
CY74FCT163H501
18-Bit
SCCS047
MIL-STD-883D,
250ps
|
PDF
|
SO56-2
Abstract: No abstract text available
Text: FCT163501/A/C 3.3V CMOS 18-BIT REGISTERED TRANSCEIVER Integrated Device Technology, Inc. FEATURES: high-speed, low-power 18-bit registered bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched and clocked modes. Data flow in each
|
Original
|
IDT74FCT163501/A/C
18-BIT
SO56-1)
SO56-2)
SO56-3)
63501A
SO56-2
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 3.3V CMOS 18-BIT REGISTERED TRANSCEIVER IDT54/ FCT163501/A/C Integrated Device Technology, Inc. FEATURES: built using advanced dual metal CM OS technology. These high-speed, low-power 18-bit registered bus transceivers combine D-type latches and D-type flip-flops to allow dataflow
|
OCR Scan
|
18-BIT
IDT54/
74FCT163501/A/C
IDT54/74FCT163501/A/C
MIL-STD-883,
S056-2)
E56-1)
63501A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Data sheet acquired from Cypress Semiconductor Corporation. Data sheet modified to remove devices not offered. FCT163501 CY74FCT163H501 18-Bit Registered Transceivers SCCS047 - January 1998 - Revised March 2000 Features • Eliminates the need for external pull-up or pull-down
|
Original
|
CY74FCT163501
CY74FCT163H501
18-Bit
SCCS047
MIL-STD-883D,
250ps
|
PDF
|
D0233
Abstract: No abstract text available
Text: J d t 3.3V CMOS 18-BIT REGISTERED TRANSCEIVER IDT54/FCT163501/A/C Integrated Device Technology, Inc. FEATURES: • 0.5 MICRON CM OS Technology • Typical tS K o ) (Output Skew) < 250ps • ESD > 2000V per M IL-STD-883, Method 3015; > 200V using m achine model (C = 200pF, R = 0)
|
OCR Scan
|
18-BIT
IDT54/74FCT163501/A/C
250ps
IL-STD-883,
200pF,
MIL-STD-883,
002331b
IDT54/74FCT163501/A/C
D0233
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 3.3V CMOS 18-BIT REGISTERED TRANSCEIVER FCT163501/A/C Integrateci D evice T echnology, Inc. FEATURES: • 0.5 M ICRON C M O S Technology • Typical tSK o (Output Skew ) < 250ps • ESD > 2000V per M IL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
|
OCR Scan
|
18-BIT
IDT74FCT163501/A/C
250ps
IL-STD-883,
200pF,
FCT163501/A
2S771
S056-2)
|
PDF
|
|
|
SO56-2
Abstract: No abstract text available
Text: FCT163501/A/C 3.3V CMOS 18-BIT REGISTERED TRANSCEIVER Integrated Device Technology, Inc. FEATURES: • 0.5 MICRON CMOS Technology • Typical tSK o (Output Skew) < 250ps • ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
|
Original
|
IDT74FCT163501/A/C
18-BIT
250ps
MIL-STD-883,
200pF,
FCT163501/A/C
SO56-1)
SO56-2
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 3 .3 V C M O S 1 8 -B IT R E G IS T E R E D T R A N S C E IV E R FEATURES: IDT54/FCT163501/A/C built using advanced dual metal CMOS technology. These high-speed, low-power 18-bit registered bus transceivers combine D-type latches and D-type flip-flops to allow dataflow
|
OCR Scan
|
IDT54/74FCT163501/A/C
18-bit
MIL-STD-883,
E56-1)
63501A
163501C
2776drw10
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 3.3V CMOS 18-BIT REGISTERED TRANSCEIVER PRELIMINARY IDT54/FCT163501 /A Integrated Device Technology, Inc. FEATURES: transceivers combine D-type latches and O-type flip-flops to allow data flow in transparent, latched and clocked modes. Data flow in each direction is controlled by output-enable
|
OCR Scan
|
18-BIT
IDT54/74FCT163501
|
PDF
|
CY74FCT163501
Abstract: CY74FCT163501C CY74FCT163H501
Text: Data sheet acquired from Cypress Semiconductor Corporation. Data sheet modified to remove devices not offered. FCT163501 CY74FCT163H501 18-Bit Registered Transceivers SCCS047 - January 1998 - Revised March 2000 Features • Eliminates the need for external pull-up or pull-down
|
Original
|
CY74FCT163501
CY74FCT163H501
18-Bit
SCCS047
MIL-STD-883D,
250ps
CY74FCT163501
CY74FCT163501C
CY74FCT163H501
|
PDF
|
JRC 45600
Abstract: YD 803 SGS 45600 JRC TDA 7277 TDA 5072 krp power source sps 6360 2904 JRC Sony SHA T90 SA philips HFE 4541
Text: I SEMICON INDEXES Contents and Introduction Manufacturers' Information V O LU M E 3 INTERNATIONAL INTEGRATED CIRCUITS INDEX 15th EDITION 1997 Numerical Listing of Integrated Circuits Substitution Guide U D C 621.382.3 Diagram s THE S E M IC O N INTERNATIONAL INDEXES
|
OCR Scan
|
ZOP033
ZOP035
ZOP036
ZOP037
ZOP038
ZOP039
ZOP045
ZOP042
ZOP041
ZOP043
JRC 45600
YD 803 SGS
45600 JRC
TDA 7277
TDA 5072
krp power source sps 6360
2904 JRC
Sony
SHA T90 SA
philips HFE 4541
|
PDF
|
GT64010
Abstract: GALILEO TECHNOLOGY IDT71215 IDT71B74 QS3383 R4400PC R4700 Orion gt
Text: Galileo Technology, Inc. Secondary Cache Controller For The R4600/R4700 GT-64012 Preliminary December 1995/Rev. 2 NOTE: Always contact Galileo Technology for possible updates before starting a design. FEATURES - 16Kx15 tag IDT71215 • Read burst latency of 3-1-1-1
|
Original
|
R4600/R4700
GT-64012
1995/Rev.
16Kx15
IDT71215)
R4600
R4600/R4700
GT-64010
GT64010
GALILEO TECHNOLOGY
IDT71215
IDT71B74
QS3383
R4400PC
R4700
Orion gt
|
PDF
|
mips r4600
Abstract: Hg 16501 GT-64012A R4700-150MHz pc motherboard schematics sram 8kx8 cache
Text: *7$ LQDO 6HFRQGDU\ &DFKH &RQWUROOHU IRU 5 5HYLVLRQ 3OHDVH FRQWDFW *DOLOHR 7HFKQRORJ\ IRU SRVVLEOH XSGDWHV EHIRUH ILQDOL]LQJ D GHVLJQ ) $785(6 6HFRQGDU\ FDFKH FRQWUROOHU IRU WKH ELW 0,36 5 PLFURSURFHVVRUV
|
Original
|
R4600/4700
64-BIT
QS3383
256KByte
512KByte
32Kx18
64ven
GT-64012A
GT-64012
mips r4600
Hg 16501
R4700-150MHz
pc motherboard schematics
sram 8kx8 cache
|
PDF
|
501C
Abstract: No abstract text available
Text: FCT163501A/C 3.3V CMOS 18-BIT REGISTERED TRANSCEIVER INDUSTRIAL TEMPERATURE RANGE 3.3V CMOS 18-BIT REGISTERED TRANSCEIVER FCT163501A/C FEATURES: DESCRIPTION: • 0.5 MICRON CMOS Technology • Typical tSK o (Output Skew) < 250ps • ESD > 2000V per MIL-STD-883, Method 3015; > 200V using
|
Original
|
IDT74FCT163501A/C
18-BIT
18-BIT
250ps
MIL-STD-883,
200pF,
FCT163501
501C
|
PDF
|
