Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    74F112SC Search Results

    SF Impression Pixel

    74F112SC Price and Stock

    Rochester Electronics LLC 74F112SC

    IC FF JK TYPE DUAL 1BIT 16SOIC
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 74F112SC Tube 1,402
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $0.21
    Buy Now

    onsemi 74F112SC

    IC FF JK TYPE DUAL 1BIT 16SOIC
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 74F112SC Tube
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now

    Rochester Electronics LLC 74F112SCX

    IC FF JK TYPE DUAL 1BIT 16SOIC
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 74F112SCX Bulk 1,567
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $0.19
    Buy Now

    onsemi 74F112SCX

    IC FF JK TYPE DUAL 1BIT 16SOIC
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 74F112SCX Reel
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now

    National Semiconductor Corporation 74F112SCX

    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Bristol Electronics 74F112SCX 2,500
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Get Quote
    74F112SCX 959
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Get Quote
    74F112SCX 390
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Get Quote
    Quest Components 74F112SCX 2,600
    • 1 $0.27
    • 10 $0.27
    • 100 $0.27
    • 1000 $0.144
    • 10000 $0.117
    Buy Now
    74F112SCX 1,680
    • 1 $0.778
    • 10 $0.778
    • 100 $0.2334
    • 1000 $0.1556
    • 10000 $0.1556
    Buy Now
    74F112SCX 767
    • 1 $0.1035
    • 10 $0.1035
    • 100 $0.069
    • 1000 $0.0345
    • 10000 $0.0345
    Buy Now
    74F112SCX 312
    • 1 $0.9
    • 10 $0.9
    • 100 $0.27
    • 1000 $0.18
    • 10000 $0.18
    Buy Now

    74F112SC Datasheets (7)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    74F112SC Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Original PDF
    74F112SC Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Original PDF
    74F112SC National Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Original PDF
    74F112SC Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Scan PDF
    74F112SC Unknown Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. Historical PDF
    74F112SCX Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Original PDF
    74F112SCX_NL Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Original PDF

    74F112SC Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    TTL 1-of-8 encoder

    Abstract: 74LS 2-input OR gate 74LS series logic gates 3 input nand gate 74LS series logic gates 3 input or gate 74F374SC
    Text: 1/2 TTL LOGIC 74F SERIES 74F SERIES • 74F: EXCELLENT SPEED/POWER CONSUMPTION COMBINATION Part Number Description SQP £ ea. Gates & Inverters 74F00SC Quad 2-Input NAND Gate 74F02SC Quad 2-Input NOR Gate 74F04SC Hex Inverter 74F08SC Quad 2-Input AND Gate


    Original
    PDF 74F164ASC 74F194SC 74F299SC 74F350SC 74F378SC 74F379SC 74F398SC 74F399SC 74F675ASC 74F676SC TTL 1-of-8 encoder 74LS 2-input OR gate 74LS series logic gates 3 input nand gate 74LS series logic gates 3 input or gate 74F374SC

    74F112

    Abstract: 74F112PC 74F112SC 74F112SJ F112 M16A M16D N16E
    Text: 74F112 Dual JK Negative Edge-Triggered Flip-Flop General Description The ’F112 contains two independent, high-speed JK flip-flops with Direct Set and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock and is not directly


    Original
    PDF 74F112 74F112 74F112PC 74F112SC 74F112SJ F112 M16A M16D N16E

    74F112

    Abstract: 74F112PC 74F112SC 74F112SJ M16A M16D MS-001 N16E
    Text: Revised September 2000 74F112 Dual JK Negative Edge-Triggered Flip-Flop General Description The 74F112 contains two independent, high-speed JK flipflops with Direct Set and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock and is not


    Original
    PDF 74F112 74F112 74F112PC 74F112SC 74F112SJ M16A M16D MS-001 N16E

    74ls74apc

    Abstract: HD74ls04p 74LVC1G04ady8 semiconductor AZ431BZ-AE1 HCF4060BE HEF4093BP datasheet free download ne5334 hd74hc132p dm74ls47n
    Text: Standard Linear and Logic Products Cross-Reference Introduction Notice This Standard Linear and Logic Products CrossReference will assist in finding a device made by Texas Instruments that is a drop-in or similar replacement to many of our competitors’ standard linear and logic products.


    Original
    PDF

    74F112

    Abstract: 74F112PC 74F112SC 74F112SJ M16A M16D MS-001 N16E
    Text: Revised July 1999 74F112 Dual JK Negative Edge-Triggered Flip-Flop General Description The 74F112 contains two independent, high-speed JK flipflops with Direct Set and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock and is not


    Original
    PDF 74F112 74F112 74F112PC 74F112SC 74F112SJ M16A M16D MS-001 N16E

    74F112

    Abstract: 74F112PC 74F112SC 74F112SJ C1995 F112 M16A M16D N16E
    Text: 74F112 Dual JK Negative Edge-Triggered Flip-Flop General Description The ’F112 contains two independent high-speed JK flipflops with Direct Set and Clear inputs Synchronous state changes are initiated by the falling edge of the clock Triggering occurs at a voltage level of the clock and is not directly related to the transition time The J and K inputs can


    Original
    PDF 74F112 74F112PC 74F112SC 74F112 74F112PC 74F112SC 74F112SJ C1995 F112 M16A M16D N16E

    74F112

    Abstract: No abstract text available
    Text: E M I R ¡ C O C H April 1988 I L D N D U C T O Revised July 1999 R TM 74F112 Dual JK Negative Edge-Triggered Flip-Flop General Description Simultaneous LOW signals on S q and C q force both Q and The 74F112 contains two independent, high-speed JK flipflops with Direct Set and Clear inputs. Synchronous state


    OCR Scan
    PDF 74F112

    74F112

    Abstract: 74F112PC 74F112SC 74F112SJ M16A M16D MS-001 N16E h0023
    Text: Revised July 1999 E M IC D N D U C T D R T M 74F112 Dual JK Negative Edge-Triggered Flip-Flop General Description S im ultaneous LOW signals on S q and C q force both Q and T he 74F112 contains tw o independent, high-speed JK flip­ flops w ith D irect Set and C lear inputs. Synchronous state


    OCR Scan
    PDF 74F112 74F112 74F112PC 74F112SC 74F112SJ M16A M16D MS-001 N16E h0023

    112SC

    Abstract: No abstract text available
    Text: S E M I C O N D U C T O R TM 74F112 Dual JK Negative Edge-Triggered Flip-Flop General Description A synchronous Inputs: The ’F112 contains tw o independent, high-speed JK flip-flops w ith D irect S e t and C lear inputs. Synchronous state changes are initiated by th e falling edge of the clock. Trigger­


    OCR Scan
    PDF 74F112 112SC

    Untitled

    Abstract: No abstract text available
    Text: S E M IC O N D U C T O R tm 74F112 Dual JK Negative Edge-Triggered Flip-Flop General Description Asynchronous Inputs: The ’F112 contains two independent, high-speed JK flip-flops with Direct Set and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Trigger­


    OCR Scan
    PDF 74F112 16-Lead

    Untitled

    Abstract: No abstract text available
    Text: August 1995 Semiconductor & 74F112 Dual JK Negative Edge-Triggered Flip-Flop General Description The ’F112 contains two independent, high-speed JK flipflops with Direct Set and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Trig­


    OCR Scan
    PDF 74F112

    Untitled

    Abstract: No abstract text available
    Text: Ol & National Semiconductor 74F112 Dual JK Negative Edge-Triggered Flip-Flop General Description Asynchronous Inputs: LOW input to Sq sets Q to HIGH level LOW input to C0 sets Q to LOW level Clear and Set are independent of clock Simultaneous LOW on Cq and S q makes both Q


    OCR Scan
    PDF 74F112

    9472

    Abstract: No abstract text available
    Text: 9 National Semiconductor 74F112 Dual JK Negative Edge-Triggered Flip-Flop General Description The 'F112 contains two independent, high-speed JK flipflops with Direct Set and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Trig­


    OCR Scan
    PDF 74F112 bS01122 00flZ217 9472