11PLH2 Search Results

Contextual Info: IDT74LVC139A 3.3V CMOS DUAL ADVANCE INFORMATION 2-LINE TO 4-LINE DECODER/DEMULTIPLEXER, 5 VOLT TOLERANT I/O DESCRIPTION: FEATURES: - 0.5 M IC R O N C M O S T e c h n o lo g y E SD > 2 0 0 0 V p e r M IL -S T D -8 8 3 , M e th o d 3 0 1 5 ; > 2 0 0 V using m a c h in e m o d e l C = 2 0 0 p F , R = 0

Contextual Info: 3.3V CMOS 9-BIT, 4-PORT IDT74ALVCH16409 UNIVERSAL BUS EXCHANGER ADVANCE INFORMATION WITH 3-STATE OUTPUTS AND BUS-HOLD DESCRIPTION: FEATURES: - 0.5 MICRON CMOS Technology Typical tsK o (Output Skew) < 250ps ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)

Contextual Info: 3.3V CMOS 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS FEATURES: - IDT74ALVC16834 DESCRIPTION: This 18-bit universal bus driver is built using advanced dual metal CMOS technology. Data flow from A to Y is con­ trolled by the output-enable OE . The device operates in

Contextual Info: 3.3V CMOS 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS AND BUS-HOLD FEATURES: IDT74ALVCHR162269A onto, or demultiplexed from, a single port. It is particularly suitable as an interface between synchronous DRAMs and high-speed microprocessors.

Contextual Info: 3.3V CMOS OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS AND BUS-HOLD D E S C R IP TIO N : FE A T U R E S : - 0.5 MICRON CM OS Technology Typical tSK o (Output Skew) < 250ps ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)

Contextual Info: 3.3V CMOS QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O DESCRIPTION: FEATURES: - 0.5 MICRON CMOS Technology ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model C = 200pF, R = 0 1,27mm pitch SOIC, 0.65mm pitch SSOP and

Contextual Info: 3.3V CMOS OCTAL POSITIVE EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS AND BUS-HOLD FE A T U R E S : - 0.5 MICRON CMOS Technology - Typical tSK o (Output Skew) < 250ps - ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)

Contextual Info: 3.3V CMOS OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS BE :888í:i8fí¡ IDT74ALVC244 ADVANCE INFORMATION D E S C R IP TIO N : FE A T U R E S : - 0.5 MICRON CMOS Technology - Typical tSK o (Output Skew) < 250ps - ESD > 2000V per MIL-STD-883, Method 3015; technology. The ALVC244 is organized as two 4-bit line drivers with

Contextual Info: 3.3V CMOS OCTAL BUS TRANSCEIVER AND 3.3V TO 5V SHIFTER WITH 3-STATE OUT­ PUTS AND 5 VOLT TOLERANT I/O FE A T U R E S : - 0.5 MICRON CMOS Technology ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model C = 200pF, R = 0 - 1,27mm pitch SOIC, 0.65mm pitch SSOP,

tl 4226 G

Contextual Info: 3.3V CMOS 20-BIT TRANSPARENT LATCHES IDT74ALVCH16841 IDT74ALVCH162841 IDT74ALVC16841 ADVANCE INFORMATION FEATURES: DESCRIPTION: • Common features: The ALVCH16841 20-bit transparent transparent D-type latches are built using advanced dual metal CMOS technol­

DIODE A118

Contextual Info: m I 3.3 V CMOS 18-BIT READ/WRITE BUFFER WITH BUS-HOLD ;ï I »««sai j %• % . FE A T U R E S : - 0.5 MICRON CMOS Technology - Typical - tsK o IDT74ALVCH16701 D E S C R IP T IO N : This 18-bit read/write buffer is built using advanced dual metal CMOS

Contextual Info: 3.3V CMOS OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS AND BUS-HOLD FEATURES: - 0.5 MICRON CMOS Technology ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model C = 200pF, R = 0 - IDT74LVCH646A B bus is clocked into the registers on the low-to-high transition of the

Contextual Info: 3.3V CMOS 10-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O FEATURES: - DESCRIPTION: 0 .5 M IC R O N C M O S T e c h n o lo g y E SD > 2 0 0 0 V p e r M IL -S T D -8 8 3 , M e th o d 3 0 1 5 ; > 2 0 0 V using m a c h in e m o d e l C = 2 0 0 p F , R = 0

Contextual Info: 3.3V CMOS HEX SCHMITT-TRIGGER INVERTER, 5 VOLT TOLERANT I/O DESCRIPTION: FEATURES: - 0.5 M IC R O N C M O S Technology E S D > 2 0 0 0 V per M IL -S T D -8 8 3 , Method 3 0 15; > 2 0 0 V using m achine model C = 2 0 0 p F , R = 0 1 ,27m m pitch S O IC , 0.6 5 m m pitch S S O P and

Contextual Info: 3.3V CMOS 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS AND BUS-HOLD FEATURES: - onto, or demultiplexed from, a single port. It is particularly suitable as an interface between synchronous DRAMs and high-speed microprocessors. Data is stored in the internal B-port registers on the lowto-high transition of the clock CLK input when the appro­

Contextual Info: 3.3V CMOS 16-BIT TO 32-BIT REGISTERED BUS EXCHANGER WITH BYTE MASKS, 3-STATE OUTPUTS, AND BUS-HOLD FEATURES: - 0.5 MICRON CMOS Technology - Typical - ESD > 2000V per MIL-STD-883, Method 3015; tsK o (Output Skew) < 250ps > 200V using machine model (C = 200pF, R = 0)

Contextual Info: IDT74ALVCH32501 3.3V CMOS 32-BIT UNIVERSAL ADVANCE INFORMATION BUSTRANSCEIVER WITH 3-STATE OUTPUTS AND BUS-HOLD FEATURES: - DESCRIPTION: 0.5 MICRON CMOS Technology Typical tsK o (Output Skew) < 250ps ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)

Contextual Info: 3.3V CMOS OCTAL POSITIVE EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS AND BUS-HOLD DESCRIPTION: FEATURES: - 0.5 MICRON CMOS Technology Typical tS K o (Output Skew) < 250ps ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)

Contextual Info: 3.3V CMOS OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS BE :888í:i8fí¡ FE A T U R E S : - 0.5 MICRON CMOS Technology - Typical tSK o (Output Skew) < 250ps - ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0) - 1,27mm pitch SOIC, 0.65mm pitch SSOP,

Contextual Info: 3.3V CMOS OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS AND BUS-HOLD FE A T U R E S : - 0.5 MICRON CM OS Technology Typical tSK o (Output Skew) < 250ps ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0) 1,27mm pitch SO IC, 0.65mm pitch SSO P ,

Contextual Info: 3.3V CMOS QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER, 5 VOLT TOLERANT I/O DESCRIPTION: FEATURES: - 0.5 MICRON CM O S Technology ESD > 2000V per M IL-STD -883, M ethod 3015; > 200V using m achine m odel C = 200pF, R = 0 1.27mm pitch SOIC, 0.635m m pitch QSOP,

Contextual Info: nicfe/ 3.3V CMOS 32-BIT BUFFER/LINE DRIVER WITH 5 VOLT TOLERANT I/O IDT74LVCH36244A PRODUCT PREVIEW Integrated Device Technology, Inc. FEATURES: DESCRIPTION: • Common features: These 32-bit buffer/line drivers are built using advanced dual metal CMOS technology. These high-speed, low power

Contextual Info: IDT74ALVCH162832 3.3V CMOS 1-BIT TO 4-BIT ADDRESS REGISTER/DRIVER ADVANCE INFORMATION WITH 3-STATE OUTPUTS AND BUS-HOLD FEATURES: - DESCRIPTION: 0.5 MICRON CMOS Technology Typical tsK o (Output Skew) < 250ps ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)

Contextual Info: 3.3V CMOS OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS AND BUS-HOLD FE A T U R E S : - 0.5 MICRON CMOS Technology - Typical tSK o (Output Skew) < 250ps - ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0) - 1,27mm pitch SOIC, 0.65mm pitch SSOP,