DSASW00107318.pdf by Altera

Partial File Text Section II. I/O Interfaces This section provides information about Stratix® V device I/O features, external memory interfaces, and high-speed differential interfaces with dynamic phase alignment
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown
Price & Stock Find it at Findchips.com

DSASW00107318.pdf preview

Download Datasheet

User Tagged Keywords

DDR3L DDR3U Dual LPDDR2 HSUL-12 jesd79-3d lpddr2 lpddr2 datasheet lpddr2 DQ calibration lpddr2 pcb design lpddr2 pcb layout lpddr2 phy QDR pcb layout SSTL-12 SSTL-125 SSTL-15 SSTL-18 sstl15 UniPHY UniPHY lpddr2

Price & Stock Powered by