This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
DFF
ATL60 CMOS Gate Array
cell data sheets 3.3
DESCRIPTION: D flip-flop
Truth Table:
CLK D | Q(T+1)
----------------------RE
0 | 0
RE
1 | 1
FE
X | Q(T)
at60Cells
CLK
DFF
D
