Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    ATL60 Search Results

    SF Impression Pixel

    ATL60 Price and Stock

    APEM Inc 3ATL600

    Tactile Switches Switch Th Ag/White But/LowTemp
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Mouser Electronics 3ATL600
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote
    Master Electronics 3ATL600
    • 1 -
    • 10 -
    • 100 $7.12
    • 1000 $7.12
    • 10000 $7.12
    		Buy Now

    Thomas & Betts ATL6002

    600 Al Tp Comp Lug 2Hl 1/2In Blk |Abb Thomas & Betts ATL6002
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Newark ATL6002 Bulk 15
    • 1 -
    • 10 $103.61
    • 100 $99.78
    • 1000 $99.78
    • 10000 $99.78
    		Buy Now
    Onlinecomponents.com ATL6002
    • 1 -
    • 10 $109.64
    • 100 $100.8
    • 1000 $98.39
    • 10000 $98.39
    		Buy Now
    Master Electronics ATL6002
    • 1 -
    • 10 $109.64
    • 100 $100.8
    • 1000 $98.39
    • 10000 $98.39
    		Buy Now

    Lovato Electric Inc ATL600

    AUT. TRANSFER SWITCH 144X144 100-240VAC | LOVATO Electric ATL600
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    RS ATL600 Bulk 1 1
    • 1 $1697.17
    • 10 $1646.25
    • 100 $1646.25
    • 1000 $1646.25
    • 10000 $1646.25
    		Buy Now
    Onlinecomponents.com ATL600
    • 1 $1271.02
    • 10 $1183.85
    • 100 $1183.85
    • 1000 $1183.85
    • 10000 $1183.85
    		Buy Now
    TME ATL600 1
    • 1 $620.66
    • 10 $543.07
    • 100 $543.07
    • 1000 $543.07
    • 10000 $543.07
    		Get Quote

    Color-Keyed ATL6002

    Lug, 600 AL TP COMP LUG 2HL 1/2IN BLK | Color-Keyed by ABB ATL6002
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    RS ATL6002 Bulk 4 Weeks 2
    • 1 -
    • 10 $127.92
    • 100 $118.08
    • 1000 $118.08
    • 10000 $118.08
    		Get Quote

    POBCO Inc GRAFLATL60

    Guide Rail Flat Top, UHMW with Stainless Sheath x 5 ft Length | POBCO Inc. GRAFLATL60
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    RS GRAFLATL60 Linear Foot 10
    • 1 -
    • 10 $11.41
    • 100 $11.41
    • 1000 $11.41
    • 10000 $11.41
    		Get Quote
    Find more ATL60 price and stock on Findchips.com

    ATL60 Datasheets (35)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    ATL60 Unknown ASIC Original PDF
    ATL60 Atmel ATL SERIES GATE ARRAYS Scan PDF
    ATL60/110 Atmel ASIC Original PDF
    ATL60/110 Atmel Gate Array/Embedded Array Original PDF
    ATL60/1100 Atmel ASIC Original PDF
    ATL60/1100 Atmel Gate Array/Embedded Array Original PDF
    ATL60/15 Atmel ASIC Original PDF
    ATL60/15 Atmel Gate Array/Embedded Array Original PDF
    ATL60/150 Atmel ASIC Original PDF
    ATL60/150 Atmel Gate Array/Embedded Array Original PDF
    ATL60/200 Atmel ASIC Original PDF
    ATL60/200 Atmel Gate Array/Embedded Array Original PDF
    ATL60/235 Atmel ASIC Original PDF
    ATL60/235 Atmel Gate Array/Embedded Array Original PDF
    ATL60/25 Atmel ASIC Original PDF
    ATL60/25 Atmel Gate Array/Embedded Array Original PDF
    ATL60/300 Atmel ASIC Original PDF
    ATL60/300 Atmel Gate Array/Embedded Array Original PDF
    ATL60/4 Atmel ASIC Original PDF
    ATL60/4 Atmel Gate Array/Embedded Array Original PDF

    ATL60 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    N110

    Abstract: N111 P267 ATL60 DLY1500 DLY2000 P109 P123 P162 TI N268
    Text: DLY1500 ATL60 CMOS Gate Array cell data sheets 3.3 DESCRIPTION: Delay buffer 1.5 ns Truth Table: I | O -0 | 0 1 | 1 at60Cells I DLY1500 O VDD! VDD! p P5 p p P30 VDD! p P19 P6 p p P0 VDD! p P18 p P7 p P17 P25<0:1> I O n n N1 n N8 n N16 N24 n N9 VSS!


    Original     		PDF DLY1500 ATL60 at60Cells 25degC N110 N111 P267 DLY1500 DLY2000 P109 P123 P162 TI N268

    ATL60

    Abstract: No abstract text available
    Text: HLD1 ATL60 CMOS Gate Array cell data sheets 3.3 DESCRIPTION: Bus hold cell Truth Table: X | X -0 | weak0 1 | weak1 at60Cells HLD1 X VDD! p P0 p P10 p P8 VSS! p P33 p P7 p P34 X n N6 n N24 n N25 VDD! n N12 n N26 n N15 VSS! VDD! p P31 n N19 VSS! / $Revision: 1.27 $


    Original     		PDF ATL60 at60Cells 25degC

    n37 transistor

    Abstract: n38 transistor P41 transistor P42 transistor ATL60 n38P
    Text: BUF2T ATL60 CMOS Gate Array cell data sheets 3.3 DESCRIPTION: 2x Tri State bus driver with active high enable Truth Table: E I | O -0 X | Z 1 0 | 0 1 1 | 1 at60Cells BUF2T O I E VDD! p P11 VDD! p P4 n N3 p P12 VSS! I O n N5 VDD! N13 VSS! n p VDD! P0


    Original     		PDF ATL60 at60Cells 25degC n37 transistor n38 transistor P41 transistor P42 transistor n38P

    ATMEL 311

    Abstract: atmel 424 credence tester assembly language programs for dft atmel 228 atmel atl ATL60 ATLS60 5003b
    Text: ATL60 Series . Design Manual Table of Contents Section 1 ATL60 Series ASIC. 1-1 1.1 1.2


    Original     		PDF ATL60 5003B-ASIC ATMEL 311 atmel 424 credence tester assembly language programs for dft atmel 228 atmel atl ATLS60 5003b

    ATL60

    Abstract: No abstract text available
    Text: CLA7X ATL60 CMOS Gate Array cell data sheets 3.3 DESCRIPTION: 7 input carry lookahead Truth Table: at60Cells A A B C D E F G | O -X X X X X X 1 | 0 X X X X 1 1 X | 0 X X 1 1 X 1 X | 0 1 1 X 1 X 1 X | 0 X X X X X 0 0 | 1 X X X 0 0 X 0 | 1


    Original     		PDF ATL60 at60Cells

    ATL60

    Abstract: 4 inputs OR gate
    Text: ATL60SRAMs-3.4-04/98 Memory ATL60 SRAMs Compiled Gate Level Compiled Gate Level SRAMs . 9-2 Common Single Port SRAM Sizes: Table. 9-2


    Original     		PDF ATL60SRAMs-3 ATL60 PRAM48X4 DP32x36) 4 inputs OR gate

    P62d

    Abstract: ATL60 1147-000
    Text: LAT ATL60 CMOS Gate Array cell data sheets 3.3 DESCRIPTION: LATCH Truth Table: H D | Q T+1 -0 0 | 0 1 | 1 1 X | Q(T) at60Cells H LAT D Q VDD! VDD! p P58 p P53 p P62 D Q n n N59 N52 N63 n VSS! VSS! VDD! N56 n p P57 p P65 VDD! n VDD!


    Original     		PDF ATL60 at60Cells 25degC P62d 1147-000

    INCOMING RAW MATERIAL INSPECTION checklist

    Abstract: AVR Cores - Complex ASIC Cores - Software ATMEL 311 atmel 424 atmel 545 credence tester ATL60 ATLS60 ATMEL 242 8 pin IC
    Text: ATL60 Series . Design Overview Table of Contents Section 1 ATL60 Series . 1-1


    Original     		PDF ATL60 INCOMING RAW MATERIAL INSPECTION checklist AVR Cores - Complex ASIC Cores - Software ATMEL 311 atmel 424 atmel 545 credence tester ATLS60 ATMEL 242 8 pin IC

    ATL60

    Abstract: INV10
    Text: INV1 ATL60 CMOS Gate Array cell data sheets 3.3 DESCRIPTION: 1x inverter Truth Table: INV1 at60Cells1X I I | O -0 | 1 1 | 0 O VDD! p P5 I O n N4 VSS! / $Revision: 1.27 $ Tue Apr 23 12:17:53 1996


    Original     		PDF ATL60 at60Cells1X 25degC INV10

    max 1786

    Abstract: SRAM timing ATL60
    Text: SRAMs-3.3-6/96 Memory ATL60 SRAMs Compiled Gate Level Compiled Gate Level SRAMs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-2 Common Single Port SRAM Sizes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-2


    Original     		PDF ATL60 DP32x36) max 1786 SRAM timing

    Micron NAND

    Abstract: design manual atmel atl ATL25 ATL35
    Text: Below are the ATL25 0.25 micron , ALT35 (0.35 micron) and ATL60/ATLS60 (0.6 micron) design manual sections, followed by five sections which are common to all Atmel design manuals (Design, Test, Packaging, Q&R, and Military & Aerospace). ASIC Checklists Kickoff Meeting Checklist - V 3.2


    Original     		PDF ATL25 ALT35 ATL60/ATLS60 ATL25 Micron NAND design manual atmel atl ATL35

    N117

    Abstract: N294 N280 N109 15 N119 CMOS N48 N147 N315 P115 transistor p88
    Text: DFF ATL60 CMOS Gate Array cell data sheets 3.3 DESCRIPTION: D flip-flop Truth Table: CLK D | Q T+1 -RE 0 | 0 RE 1 | 1 FE X | Q(T) at60Cells CLK DFF D Q VDD! VDD! n N73 p n N71 P18 N26 p P34 n VSS! VDD! n N25 p p p n P33 N54 P5 p P13 P8


    Original     		PDF ATL60 at60Cells N117 N294 N280 N109 15 N119 CMOS N48 N147 N315 P115 transistor p88

    CMOS GATE ARRAY buf8

    Abstract: ATL60 P41N
    Text: BUF1 ATL60 CMOS Gate Array cell data sheets 3.3 DESCRIPTION: 1x buffer Truth Table: at60Cells 1X I I | O -0 | 0 1 | 1 BUF1 O VDD! p VDD! p P0 P2 I O n n N3 N4 VSS! VSS! / $Revision: 1.27 $ Tue Apr 23 12:10:29 1996


    Original     		PDF ATL60 at60Cells 25degC BUF16 CMOS GATE ARRAY buf8 P41N

    U386

    Abstract: ATL60 U382
    Text: PBSA6T ATL60 CMOS Gate Array cell data sheets 3.3 DESCRIPTION: single enable bi-directional buffer Truth Table: A0 E0 | P AI0 -X | 0 X | 1 1 1 | 0 1 1 | 1 1 at60IO_step80 E0 PBSA6T AO P AI0 VDD! p N45<0:11> AO E0 I370 OP DATA TS IODRVS6 ON


    Original     		PDF ATL60 at60IO step80 at60IO 25degC U386 U382

    3 to 8 bit decoder vhdl IEEE format

    Abstract: ATL60 ATLS60 PO61 ttl buffer
    Text: ATL60 Features x x x x x x x x 0.6Pm Drawn Gate Length 0.5Pm Leff Sea-of-Gates Architecture With Triple Level Metal 5.0 Volt, 3.3 Volt, and 2.0 Volt Operation Including Mixed Voltages On Chip Phase Locked Loop Available to Synthesize Frequencies up to 150 MHz and Manage Chip-to-Chip Clock Skew


    Original     		PDF ATL60 ATL60 3 to 8 bit decoder vhdl IEEE format ATLS60 PO61 ttl buffer

    ATL60

    Abstract: gate drive calculator 0348C
    Text: Gate Array Mixed Voltage Designing ATL60 Series Gate Arrays For Mixed Voltage Operation Introduction As the demand for lower power consumption and voltage has increased the use of 3.3 volt systems, the need for components which can operate in a mixed voltage environment generally,


    Original     		PDF ATL60 gate drive calculator 0348C

    u386

    Abstract: ATL60 N530 234773
    Text: PO4 ATL60 CMOS Gate Array cell data sheets 3.3 DESCRIPTION: output buffer Truth Table: A0 | P -0 | 0 1 | 1 at60IO_step80 PO4 P AO VDD! p N45<0:7> AO I370 DATA OP IODRV4 ON P at60IO I n at60IO N53<0:7> ESD_PROTECT VSS! U381 at60IO IN_LINE_RES_467


    Original     		PDF ATL60 at60IO step80 at60IO 25degC u386 N530 234773

    TTL Schmitt-Trigger Inverters

    Abstract: Structure of D flip-flop DFFSR Tri-State Buffer CMOS TTL 3 input or gate ttl buffer TTL nand 3 input or gate 3 input Decoders actel PLL schematic AOI222
    Text: ATL60 Features • • • • • • • • 0.6µm Drawn Gate Length 0.5µm Leff Sea-of-Gates Architecture With Triple Level Metal 5.0 Volt, 3.3 Volt, and 2.0 Volt Operation Including Mixed Voltages On Chip Phase Locked Loop Available to Synthesize Frequencies up to


    Original     		PDF ATL60 ATL60 TTL Schmitt-Trigger Inverters Structure of D flip-flop DFFSR Tri-State Buffer CMOS TTL 3 input or gate ttl buffer TTL nand 3 input or gate 3 input Decoders actel PLL schematic AOI222

    Tri-State Buffer CMOS

    Abstract: PTS41 books schmitt trigger cmos buffer 8x buffer cmos ATL60 ATLS60 mux8n AOI222
    Text: ATL60 Features • • • • • • • • 0.6µm Drawn Gate Length 0.5µm Leff Sea-of-Gates Architecture With Triple Level Metal 5.0 Volt, 3.3 Volt, and 2.0 Volt Operation Including Mixed Voltages On Chip Phase Locked Loop Available to Synthesize Frequencies up to


    Original     		PDF ATL60 ATL60 Tri-State Buffer CMOS PTS41 books schmitt trigger cmos buffer 8x buffer cmos ATLS60 mux8n AOI222

    RS flip flop cmos

    Abstract: 8k x 8 sram design using flip flops vhdl code for watchdog timer of ATM two transistor flip flop cycle count worksheet microcontroller based temperature control fan avr atmel 0748 D flip flop for code vhdl ATL60 ATLS60
    Text: ATL60GA-3.5-04/98 ATL60/ATLS60 Gate Array/Embedded Array Description. 1-2 ATL60 and ATLS60 Array Organizations: Tables . 1-2


    Original     		PDF ATL60GA-3 ATL60/ATLS60 ATL60 ATLS60 RS flip flop cmos 8k x 8 sram design using flip flops vhdl code for watchdog timer of ATM two transistor flip flop cycle count worksheet microcontroller based temperature control fan avr atmel 0748 D flip flop for code vhdl

    ATL60

    Abstract: R345
    Text: PKC ATL60 CMOS Gate Array cell data sheets 3.3 DESCRIPTION: clock driver buffer Truth Table: I | O -0 | 0 1 | 1 at60IO_step80 PKC O I VDD! p N45<0:23> I I370 DATA IODRVKC OP ON O at60IO n at60IO N53<0:23> IIN_LINE_RES_467 O R345 VSS! / $Revision: 1.27 $


    Original     		PDF ATL60 at60IO step80 at60IO 25degC R345

    149-452

    Abstract: 101697 PBS3TD31 ATL60 ATLS60 151806 306252 PITU31 07212-1 05666
    Text: ATL60 I/O Buff-3.5-3/98 ATL60/ATLS60 0.6µ I/O Buffer Cell Library I/O Buffer Cell Description . 8-2 ATL60/ATLS60 Series I/O Buffer Naming Conventions . 8-3


    Original     		PDF ATL60 ATL60/ATLS60 149-452 101697 PBS3TD31 ATLS60 151806 306252 PITU31 07212-1 05666

    Untitled

    Abstract: No abstract text available
    Text: ATL60 Features • • • • • • • • 0.6|.im D raw n G ate Length 0.5|im Left S e a -o f-G a te s A rch ite c tu re W ith T rip le Level M etal 5.0 V o lt, 3.3 V o lt, and 2.0 V o lt O p e ra tio n In c lu d in g M ixed V o lta g e s On C h ip P h ase Locked Loop A v a ila b le to S y n th e s ize F req u en cies up to


    OCR Scan     		PDF ATL60 ATL60

    PTS41

    Abstract: CMOS GATE ARRAY buf8
    Text: ATL60 Features • O.tHim Drawn Gate Length O.Stim Left Sea-of-Gates Architecture With Triple Level Metal • 5.0 Volt, 3.3 Volt, and 2.0 Volt Operation Including Mixed Voltages • On Chip Phase Locked Loop Available to Synthesize Frequencies up to 150 MHz and Manage Chlp-to-Chip Clock Skew


    OCR Scan     		PDF ATL60 ATL60 PTS41 CMOS GATE ARRAY buf8