This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
NAN2
ATL60 CMOS Gate Array
cell data sheets 3.3
DESCRIPTION: 2 input NAND
Truth Table:
A B | O
--------------0 X | 1
X 0 | 1
1 1 | 0
at60Cells
B
NAN2
O
A
VDD!
p
VDD
