Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    XILINX PACKAGING LABEL Search Results

    XILINX PACKAGING LABEL Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    TPH9R00CQH Toshiba Electronic Devices & Storage Corporation MOSFET, N-ch, 150 V, 64 A, 0.009 Ohm@10V, SOP Advance / SOP Advance(N) Visit Toshiba Electronic Devices & Storage Corporation
    TPH2R408QM Toshiba Electronic Devices & Storage Corporation MOSFET, N-ch, 80 V, 120 A, 0.00243 Ohm@10V, SOP Advance Visit Toshiba Electronic Devices & Storage Corporation
    XPH2R106NC Toshiba Electronic Devices & Storage Corporation N-ch MOSFET, 60 V, 110 A, 0.0021 Ω@10V, SOP Advance(WF) Visit Toshiba Electronic Devices & Storage Corporation
    XPH3R206NC Toshiba Electronic Devices & Storage Corporation N-ch MOSFET, 60 V, 70 A, 0.0032 Ω@10V, SOP Advance(WF) Visit Toshiba Electronic Devices & Storage Corporation
    TPH4R008QM Toshiba Electronic Devices & Storage Corporation MOSFET, N-ch, 80 V, 86 A, 0.004 Ohm@10V, SOP Advance(N) Visit Toshiba Electronic Devices & Storage Corporation

    XILINX PACKAGING LABEL Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    ff1136

    Abstract: w32 smd transistor K924 MS-034-AAR-1 transistor SMD MARKING CODE L33 TRANSISTOR SMD MARKING CODE W25 VIRTEX-5 LX110T AH42 FF665 SMD transistor n36
    Text: Virtex-5 FPGA Packaging and Pinout Specification UG195 v4.8 December 9, 2010 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original
    PDF UG195 ff1136 w32 smd transistor K924 MS-034-AAR-1 transistor SMD MARKING CODE L33 TRANSISTOR SMD MARKING CODE W25 VIRTEX-5 LX110T AH42 FF665 SMD transistor n36

    TRANSISTOR SMD MARKING CODE W25

    Abstract: AJ33 AJ34 AJ35 AJ36 AJ37 AJ38 AJ39 AJ40 AJ41 AJ42 xc6vhx380t SMD MARKING CODE transistor j3 diode marking u33 LX130T SX475T C812C SPARTAN 6 Configuration
    Text: Virtex-6 FPGA Packaging and Pinout Specifications UG365 v2.1 February 2, 2010 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original
    PDF UG365 TRANSISTOR SMD MARKING CODE W25 AJ33 AJ34 AJ35 AJ36 AJ37 AJ38 AJ39 AJ40 AJ41 AJ42 xc6vhx380t SMD MARKING CODE transistor j3 diode marking u33 LX130T SX475T C812C SPARTAN 6 Configuration

    FBG676

    Abstract: FFG1156
    Text: 7 Series FPGAs Packaging and Pinout Product Specification UG475 v1.9 February 14, 2013 The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL


    Original
    PDF UG475 FBG676 FFG1156

    CSG324

    Abstract: transistor bl p89 bl p76 transistor transistor bl p85 XC6SLX150T spartan 6 LX150t bl p78 transistor CPG196 CSG484 xc6slx75csg484
    Text: Spartan-6 FPGA Packaging and Pinouts Product Specification UG385 v1.2 February 22, 2010 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original
    PDF UG385 CSG324 transistor bl p89 bl p76 transistor transistor bl p85 XC6SLX150T spartan 6 LX150t bl p78 transistor CPG196 CSG484 xc6slx75csg484

    spartan 6 LX150

    Abstract: SPARTAN 6 UG385 CSG484 CSG225 CSG324 SPARTAN-6 transistor bl p89 spartan 6 LX150t transistor bl p44 Tr u28 212
    Text: Spartan-6 FPGA Packaging and Pinouts Product Specification UG385 v1.3 October 12, 2010 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original
    PDF UG385 spartan 6 LX150 SPARTAN 6 UG385 CSG484 CSG225 CSG324 SPARTAN-6 transistor bl p89 spartan 6 LX150t transistor bl p44 Tr u28 212

    RSN 310 R37

    Abstract: TRANSISTOR SMD MARKING CODE W25 LX240T TRANSISTOR SMD MARKING CODE y25 transistor SMD MARKING CODE L33 SMD transistor BC26 FF1760 AN3224 smd marking K23 HX565T
    Text: Virtex-6 FPGA Packaging and Pinout Specifications UG365 v2.3 August 25, 2010 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original
    PDF UG365 RSN 310 R37 TRANSISTOR SMD MARKING CODE W25 LX240T TRANSISTOR SMD MARKING CODE y25 transistor SMD MARKING CODE L33 SMD transistor BC26 FF1760 AN3224 smd marking K23 HX565T

    RSN 310 R37

    Abstract: smd code marking v37 w32 smd transistor TRANSISTOR SMD MARKING CODE W25 AW1034 SMD transistor n36 MARKING SMD T43 A4017 smd transistor marking K7 LX550T
    Text: Virtex-6 FPGA Packaging and Pinout Specifications UG365 v2.2 February 23, 2010 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original
    PDF UG365 RSN 310 R37 smd code marking v37 w32 smd transistor TRANSISTOR SMD MARKING CODE W25 AW1034 SMD transistor n36 MARKING SMD T43 A4017 smd transistor marking K7 LX550T

    RSN 310 R37

    Abstract: Virtex-5 LX50 Virtex-5 FPGA Packaging and Pinout Specification VIRTEX-5 LX110T UG195 ff676 VIRTEX-5 LX110 Virtex 5 LX50T TRANSISTOR SMD MARKING CODE W25 FX70T
    Text: Virtex-5 FPGA Packaging and Pinout Specification UG195 v4.6 May 5, 2009 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original
    PDF UG195 RSN 310 R37 Virtex-5 LX50 Virtex-5 FPGA Packaging and Pinout Specification VIRTEX-5 LX110T UG195 ff676 VIRTEX-5 LX110 Virtex 5 LX50T TRANSISTOR SMD MARKING CODE W25 FX70T

    transistor SMD MARKING CODE L33

    Abstract: TRANSISTOR SMD MARKING CODE W25 TRANSISTOR SMD MARKING CODE W32 LX240T XC6VLX240T UG365 MRCC smd transistor Al6 AL2230 UG365 ff1156
    Text: Virtex-6 FPGA Packaging and Pinout Specifications [optional] UG365 v1.0 June 24, 2009 [optional] Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original
    PDF UG365 transistor SMD MARKING CODE L33 TRANSISTOR SMD MARKING CODE W25 TRANSISTOR SMD MARKING CODE W32 LX240T XC6VLX240T UG365 MRCC smd transistor Al6 AL2230 UG365 ff1156

    UG195

    Abstract: FX130T SX95T RSN 310 R37 VIRTEX-5 LX110T LX330T LX155T TRANSISTOR SMD K27 LX110T transistor SMD MARKING CODE L33
    Text: Virtex-5 FPGA Packaging and Pinout Specification UG195 v4.7 December 11, 2009 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original
    PDF UG195 UG195 FX130T SX95T RSN 310 R37 VIRTEX-5 LX110T LX330T LX155T TRANSISTOR SMD K27 LX110T transistor SMD MARKING CODE L33

    AM3 pinout diagram

    Abstract: SX35 SX35 virtex XC4VLX25-SF363 AM1 marking FF1148 UG075 The Virtex-4 LC system board K155 AH512
    Text: Virtex-4 FPGA Packaging and Pinout Specification UG075 v3.3 September 19, 2008 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original
    PDF UG075 10CESnL 10CESnR AM3 pinout diagram SX35 SX35 virtex XC4VLX25-SF363 AM1 marking FF1148 UG075 The Virtex-4 LC system board K155 AH512

    HX565T

    Abstract: SX315t N14 TRANSISTOR MARKING -smd transistor SMD MARKING CODE L33 LX550T smd transistor w20 TRANSISTOR SMD K27 SMD MARKING CODE transistor j3 SX475 FF175
    Text: Virtex-6 FPGA Packaging and Pinout Specifications [optional] UG365 v2.0 October 8, 2009 [optional] Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original
    PDF UG365 HX565T SX315t N14 TRANSISTOR MARKING -smd transistor SMD MARKING CODE L33 LX550T smd transistor w20 TRANSISTOR SMD K27 SMD MARKING CODE transistor j3 SX475 FF175

    XQR4VSX55

    Abstract: CF1140 CF1509 AM3 pinout diagram VIRTEX 4 LX200 CF1144 xqr4vlx200 UG-496 UG070 am24 "pin compatible"
    Text: Virtex-4 QV FPGA FPGA Ceramic Ceramic Packaging and Packaging Pinout Specifications and [Guide Subtitle] [optional] UG496 v1.0 April 2, 2008 [optional] R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development


    Original
    PDF UG496 CF1140 CF1144 FX140 LX200 CF1509 XQR4VSX55 CF1140 CF1509 AM3 pinout diagram VIRTEX 4 LX200 CF1144 xqr4vlx200 UG-496 UG070 am24 "pin compatible"

    displaytech 204 A

    Abstract: PLDS DVD V7 cnc schematic ieee floating point multiplier vhdl future scope XCS20-3TQ144 cnc controller abstract on mini ups system Esaote n735 vhdl projects abstract and coding
    Text: XCELL Issue 29 Third Quarter 1998 THE QUARTERLY JOURNAL FOR XILINX PROGRAMMABLE LOGIC USERS The Programmable Logic CompanySM Inside This Issue: PRODUCTS Editorial . 2 Chip-Scale Packaging . 3 New Spartan -4 Devices . 4-5


    Original
    PDF XC95144 XC9500 XLQ398 displaytech 204 A PLDS DVD V7 cnc schematic ieee floating point multiplier vhdl future scope XCS20-3TQ144 cnc controller abstract on mini ups system Esaote n735 vhdl projects abstract and coding

    XQR5VFX130

    Abstract: CF1752 XQR5V DIODE BA40 BA5 marking AJ-42 diode Aa42 FF1738 AJ3125 FP1760
    Text: Virtex-5QV FPGA Packaging and Pinout Advance Specification Second Quarter 2009 [optional] UG520 v1.1 September 22, 2010 UG520 (v1.1) September 22, 2010 [optional] Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development


    Original
    PDF UG520 XQR5VFX130 CF1752 XQR5V DIODE BA40 BA5 marking AJ-42 diode Aa42 FF1738 AJ3125 FP1760

    100-PIN TQFP XILINX DIMENSION

    Abstract: xilinx xc9536 digital clock xc9536-pc44 XC95216XL xc95144 pin diagram XC95108XL XC9536 XC95144 XC9500 pinout XC9536XL Series
    Text: Ann Duft Xilinx, Inc. 408 879-4726 publicrelations@xilinx.com Kathy Keller Oak Ridge Public Relations (408) 253-5042 kathy.keller@oakridge.com FOR IMMEDIATE RELEASE XILINX ANNOUNCES NEWEST MEMBER OF INDUSTRY’S FASTEST GROWING CPLD FAMILY New XC95144 device targets sweet spot of ISP CPLD market with lowest price per macrocell


    Original
    PDF XC95144 1998--Xilinx, XC9500 100-PIN TQFP XILINX DIMENSION xilinx xc9536 digital clock xc9536-pc44 XC95216XL xc95144 pin diagram XC95108XL XC9536 XC9500 pinout XC9536XL Series

    INCOMING RAW MATERIAL INSPECTION checklist

    Abstract: INCOMING RAW MATERIAL INSPECTION format INCOMING RAW MATERIAL INSPECTION report format HPC 3022 INCOMING RAW MATERIAL INSPECTION procedure internal audit checklist raw material inventory forms ISO calibration certificate formats QCP0010 pressure gauge ISO calibration certificate format
    Text: ZONE REV .XX Unless otherwise specified, dimensions are in inches. DRAWN APP’VD DATE Initial Release per DCN 1570 05/03/90 02 Change per DCN 1680 05/22/90 JFC SA 02a S/W App Conversion per DCN 4004 01/13/93 KB RT 03 Change per DCN 4925 12/29/93 YN FM 04


    Original
    PDF MAC0071 MAC0072) QAP0002 INCOMING RAW MATERIAL INSPECTION checklist INCOMING RAW MATERIAL INSPECTION format INCOMING RAW MATERIAL INSPECTION report format HPC 3022 INCOMING RAW MATERIAL INSPECTION procedure internal audit checklist raw material inventory forms ISO calibration certificate formats QCP0010 pressure gauge ISO calibration certificate format

    XILINX/part marking Hot

    Abstract: SMT, FPGA FINE PITCH BGA 456 BALL PC84/PCG84 XCDAISY TT 2076 XC2VP7 reflow profile SPARTAN-II xc2s50 pq208 sn63pb37 solder SPHERES qfn 3x3 tray dimension HQG160
    Text: Device Package User Guide [Guide Subtitle] [optional] UG112 v3.4 June 10, 2009 [optional] R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original
    PDF UG112 UG072, UG075, XAPP427, XILINX/part marking Hot SMT, FPGA FINE PITCH BGA 456 BALL PC84/PCG84 XCDAISY TT 2076 XC2VP7 reflow profile SPARTAN-II xc2s50 pq208 sn63pb37 solder SPHERES qfn 3x3 tray dimension HQG160

    qfn 3x3 tray dimension

    Abstract: XCDAISY BFG95 XC5VLX330T-1FF1738I pcb footprint FS48, and FSG48 WS609 jedec so8 Wire bond gap XC3S400AN-4FG400I FFG676 XC4VLX25 cmos 668 fcbga
    Text: Device Package User Guide [Guide Subtitle] [optional] UG112 v3.5 November 6, 2009 [optional] R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original
    PDF UG112 UG072, UG075, XAPP427, qfn 3x3 tray dimension XCDAISY BFG95 XC5VLX330T-1FF1738I pcb footprint FS48, and FSG48 WS609 jedec so8 Wire bond gap XC3S400AN-4FG400I FFG676 XC4VLX25 cmos 668 fcbga

    xilinx topside marking

    Abstract: xilinx part marking pcb footprint FS48, and FSG48 smd code v36 CF1752 reballing recommended layout CSG324 BGA reflow guide XC2VP7 reflow profile SMD MARKING CODE C1G
    Text: Device Package User Guide [Guide Subtitle] [optional] UG112 v3.6 September 22, 2010 [optional] R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original
    PDF UG112 UG072, UG075, XAPP427, xilinx topside marking xilinx part marking pcb footprint FS48, and FSG48 smd code v36 CF1752 reballing recommended layout CSG324 BGA reflow guide XC2VP7 reflow profile SMD MARKING CODE C1G

    xilinx part marking

    Abstract: xilinx topside marking UG112 qfn 3x3 tray dimension FGG484 HQG160 reballing top marking 957 so8 FF1148 fcBGA PACKAGE thermal resistance
    Text: Device Package User Guide [Guide Subtitle] [optional] UG112 v3.2 March 17, 2009 [optional] R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original
    PDF UG112 UG072, UG075, XAPP427, xilinx part marking xilinx topside marking UG112 qfn 3x3 tray dimension FGG484 HQG160 reballing top marking 957 so8 FF1148 fcBGA PACKAGE thermal resistance

    BFG95

    Abstract: No abstract text available
    Text: Device Package User Guide UG112 v3.7 September 5, 2012 R R Notice of Disclaimer The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL


    Original
    PDF UG112 UG072, UG075, XAPP427, BFG95

    AN-1340

    Abstract: SCANSTA111 SCANSTA112 STA112 XAPP058 CPLD X000X001
    Text: National Semiconductor Application Note 1340 December 17, 2009 The SCANSTA111/112 Provides a Straightforward and Flexible Method of Isolating Scan Chains for Simplified Programming. Many modern communication and networking systems incorporate a system-wide IEEE 1149.1 JTAG test bus. The test


    Original
    PDF SCANSTA111/112 AN-1340 AN-1340 SCANSTA111 SCANSTA112 STA112 XAPP058 CPLD X000X001

    xc7k325T

    Abstract: XC7K160T XC7K410T FBG676 FBG484 FFG900 FFG676 UG475 FFG676 xc7k325t XC7K325T specification
    Text: 7 Series FPGAs Packaging and Pinout Advance Specification UG475 v1.0 March 1, 2011 NOTICE: This document contains preliminary information and is subject to change without notice. Information provided herein relates to products and/or services not yet available for sale, and provided solely for information purposes and are not intended, or


    Original
    PDF UG475 xc7k325T XC7K160T XC7K410T FBG676 FBG484 FFG900 FFG676 UG475 FFG676 xc7k325t XC7K325T specification