XAPP879
Abstract: UG382 Spartan-6 FPGA DCM_CLKGEN
Text: Application Note: Spartan-6 Family PLL Dynamic Reconfiguration Author: Karl Kurbjun and Carl Ribbing XAPP879 v1.0 May 13, 2010 Summary This application note provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the Spartan -6 FPGA Phase Locked Loop (PLL) through its
|
Original
|
PDF
|
XAPP879
XAPP879
UG382
Spartan-6 FPGA DCM_CLKGEN
|
Untitled
Abstract: No abstract text available
Text: Spartan-6 FPGA Clocking Resources User Guide UG382 v1.8 June 20, 2013 Notice of Disclaimer The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL
|
Original
|
PDF
|
UG382
|