TTL FIFO Search Results
TTL FIFO Result Highlights (5)
Part | ECAD Model | Manufacturer | Description | Download | Buy |
---|---|---|---|---|---|
74F403SPC |
![]() |
74F403 - FIFO, 16X4, Synchronous, TTL, PDIP24 |
![]() |
![]() |
|
74F433SPC |
![]() |
74F433 - FIFO |
![]() |
![]() |
|
CY7C429-20VC |
![]() |
CY7C429 - FIFO, 2KX9, 20ns, Asynchronous, CMOS, PDSO28 |
![]() |
![]() |
|
AM7200-25JC |
![]() |
AM7200 - FIFO, 256X9, 25ns, Asynchronous, CMOS, PQCC32 |
![]() |
![]() |
|
AM7203A-50RC |
![]() |
AM7203A - FIFO, 2KX9, 50ns, Asynchronous, CMOS, PDIP28 |
![]() |
![]() |
TTL FIFO Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
FT232R
Abstract: FT232RQ TTL232R-3V3 ft232r MAX232 MAX232 TTL232R TTL-232R TTL-232R-3V3 UART TTL buffer serial port to ttl using max232
|
Original |
TTL-232R TTL-232R FT232RQ FT232R TTL232R-3V3 ft232r MAX232 MAX232 TTL232R TTL-232R-3V3 UART TTL buffer serial port to ttl using max232 | |
max232 rts cts
Abstract: TTL-232R-3V3 cmos 3v3 TTL232R-3V3 FT232RQ FT232R USB UART ttl drive USB CABLE MAX232 for level converter notes on serial communication MAX232
|
Original |
TTL-232R-3V3 TTL-232R-3V3 FT232RQ FT232R max232 rts cts cmos 3v3 TTL232R-3V3 FT232R USB UART ttl drive USB CABLE MAX232 for level converter notes on serial communication MAX232 | |
Hex schmitt trigger ecl
Abstract: Dual Retriggerable Resettable One Shots ECL 100315 cmos function generator DIP 4 Crystals Clock Generators MM74C14 DIP CRYSTAL MM74C221 monostable ttl
|
Original |
DM9602 DM96L02 DM96LS02 DM96S02 MM74C14 MM74HC14 MM74HC4049 MM74HC4050 CD4538BC MM74HC4538 Hex schmitt trigger ecl Dual Retriggerable Resettable One Shots ECL 100315 cmos function generator DIP 4 Crystals Clock Generators MM74C14 DIP CRYSTAL MM74C221 monostable ttl | |
PLCC44 pinout
Abstract: plcc44 pinout numbers 8 shift register by using D flip-flop 74F154 shift register by using D flip-flop 3 bit magnitude comparator octal inverter schmitt trigger non inverting 74f3037 SOT27-1
|
Original |
OT261-2 OT187-2 OT240-1 PLCC44 pinout plcc44 pinout numbers 8 shift register by using D flip-flop 74F154 shift register by using D flip-flop 3 bit magnitude comparator octal inverter schmitt trigger non inverting 74f3037 SOT27-1 | |
schmitt trigger non inverting
Abstract: 74F864 3 bit magnitude comparator 74F154 74F579 74F5300 equivalent multiplexer 30 pin QUAD D FLIP-FLOP "FAST TTL" 74*545
|
Original |
74F00 74F02 74F04 74F06 74F06A 74F07 74F07A 74F08 74F10 74F11 schmitt trigger non inverting 74F864 3 bit magnitude comparator 74F154 74F579 74F5300 equivalent multiplexer 30 pin QUAD D FLIP-FLOP "FAST TTL" 74*545 | |
Contextual Info: PRELIMINARY PCI Interface Components—QSpan PCI to Motorola Processor Bridge Manual 4 Signals and DC Characteristics 4.1 Terminology The abbreviations used in this chapter are defined below. 2S 3S B I OD PD PU TTL TTLPD TTL Sch. 4.2 Two-state output Tristate output |
OCR Scan |
256-lead | |
74LSContextual Info: AN-01 Ground Bounce Noise in TTL Logic Q QUALITY SEMICONDUCTOR, INC. High-speed TTL octal drivers such as the FCT244 can generate ground bounce noise when driving capacitive loads at high-speed. On the FCT244, ground bounce occurs when seven of the eight outputs are switching HIGH-to-LOW with a high |
Original |
AN-01 FCT244 FCT244, FCT244. 50pF/Pin MAPN-00001-00 74LS | |
circuit diagram of rf transmitter and receiver
Abstract: diagram remote control receiver and transmitter frws 5-4 I80386 ti marking plcc68 S7B marking code TXC16 SC28L194 SC28L194A1A SC28L194C1A
|
OCR Scan |
SC28L194 OT315-1 1995Dec 711002b circuit diagram of rf transmitter and receiver diagram remote control receiver and transmitter frws 5-4 I80386 ti marking plcc68 S7B marking code TXC16 SC28L194 SC28L194A1A SC28L194C1A | |
Contextual Info: Preliminary specification Philips Semiconductors Quad UART with TTL compatibility at 3.3V supply voltage Table of Contents Description. Mode Control . |
OCR Scan |
SC28L194 | |
circuit diagram of rf transmitter and receiver
Abstract: 26C198 SC26C198 SC26C198C1A SC26L198 SC68C198 SC68L198
|
Original |
SC26C198 SC68C198 SC26L198 SC68L198 circuit diagram of rf transmitter and receiver 26C198 SC26C198C1A SC68C198 SC68L198 | |
Equivalent IRF 44
Abstract: fifo buffer m 9403 1N3064 9403
|
OCR Scan |
64-Bit 10MHz 24-Pin Equivalent IRF 44 fifo buffer m 9403 1N3064 9403 | |
Contextual Info: CY7C429A CY7C433A PRELIMINARY Features • TTL compatible • Three-state outputs • 2,048 x 9 and 4,096 x 9 FIFO buffer memory • Pin compatible and functional equivalent to IDT7203 and IDT7204 • Dual-port RAM cell Functional Description • Asynchronous read/write |
OCR Scan |
CY7C429A CY7C433A IDT7203 IDT7204 7C429A 7C433A 28-Lead 300-M 32-Lead | |
Contextual Info: CY7C924ADX 200-MBaud HOTLink Transceiver The TTL parallel I/O interface may be configured as either a FIFO configurable for UTOPIA emulation or for depth expansion through external FIFOs or as a pipeline register extender. The FIFO configurations are optimized for transport |
Original |
CY7C924ADX 200-MBaud 10-bit CY7C924DX | |
JC EC
Abstract: MB65
|
OCR Scan |
CY7C420, CY7C421 CY7C424, CY7C425 CY7C428, CY7C429 JC EC MB65 | |
|
|||
CY7C425
Abstract: 7C421 dip 28 7c424
|
OCR Scan |
CY7C420, CY7C421 CY7C424, CY7C425 CY7C428, CY7C429 7C421 dip 28 7c424 | |
67c4033-15nContextual Info: 67C4033 Advanced Micro Devices Low Density First-In First-Out FIFO 64 x 5 CMOS Memory (Cascadable) DISTINCTIVE CHARACTERISTICS • Zero standby power ■ High-speed 15 MHz shift-in/shlft-out rates ■ Very low active power consumption ■ TTL-compatible Inputs and outputs |
OCR Scan |
67C4033 67C4033 10684B-20 192x15 10684B-21 10684B-22 67c4033-15n | |
67L402Contextual Info: Low Power First-In First-Out FIFO 64x5 Memory 67L402 Features/Benefits Ordering Information • Guaranteed 5 M Hz shitt-out/shift-in rates • Low power consumption PART PACKAGE PKG • TTL inputs and outputs 67L402 67L402 • Readily expandable In the bit dimensions |
OCR Scan |
67L402 67L402 64x5-bit 67LS402 | |
C67401
Abstract: C67401A C67402 C67402A
|
OCR Scan |
C67401 C67401A C67402 C67402A PD016 | |
Contextual Info: QS7203, Q QS7204 2Kx9: QS7203 4Kx9: QS7204 PRELIMINARY High Speed CMOS 9-bit FIFO Buffer Memories FEATURES/BENEFITS 15 ns flag and data access times Fully Asynchronous Read and Write Zero fall-through time Expandable in depth with no speed loss TTL input and output level compatible |
OCR Scan |
QS7203, QS7204 QS7203 MIL-STD-883, mil/600 QS7203 QS72024 18-bit | |
CY7C425
Abstract: CY7C420 CY7C429-30DC CY7C42I-25JI CY7C421-40DC CY7C421 CY7C429 IDT7201 IDT7203 CY7C429-30PC
|
OCR Scan |
CY7C420, CY7C421 CY7C424, CY7C425 CY7C428Â CY7C429 333-MHz 300-mil outpCY7C429 CY7C420 CY7C429-30DC CY7C42I-25JI CY7C421-40DC IDT7201 IDT7203 CY7C429-30PC | |
Contextual Info: QS72231, QS72241 ADVANCE INFORMATION Q High-Speed CMOS r, . _ 2K x 9, 4 K x 9 Parallel Clocked FIFO QS72231 QS72241 FEATURES 15-ns 66-MHz read/write cycle times Synchronous/asynchronous read and write TTL input and output level compatible Low power with industry-standard pinouts |
OCR Scan |
QS72231, QS72241 QS72231 S72241 15-ns 66-MHz) 32-pin QS72231 MDSF-00017-02 | |
Contextual Info: QS7244 Advanced Information High Speed CMOS Clocked FIFO with Output Enable Q 4Kx9:qs7244 •FEATURES/BENEFITS • Clocked interface FIFO for high speed systems • Data and flags change on rising edge of clocks • Fully Asynchronous Read and Write • TTL input and output level compatible |
OCR Scan |
QS7244 qs7244 MDSF-00008-00 | |
64x4 memory
Abstract: 1N3064 C67L4013D IR 8115
|
OCR Scan |
C67L4013D 15-MHz C67L4013D 64x4 memory 1N3064 IR 8115 | |
Contextual Info: MT52C9010 1K x 9 FIFO ['•'IICRON FIFO 1K x 9 FIFO FEATURES Very high speed: 1 5,20, 25 and 35ns access High-performance, low-power CMOS process Single +5V ±10% supply Low power: 5m W typ. standby ; 350mW typ. (active) TTL compatible inputs and outputs |
OCR Scan |
MT52C9010 350mW 28-Pin |