Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    TENSILICA Search Results

    TENSILICA Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    TDA7528

    Abstract: STA680Q Xtensa AM FM TUNER module car STA680 HD radio LQFP144 STA3004 MMC spi circuit diagram of 9.2 surround sound
    Text: STA680 HD Radio baseband receiver Preliminary data Features General • HD Radio signal decoding for AM and FM digital audio ■ Tensilica™ signal/audio processing core architecture running up to 166 MHz ■ Hardware support for conditional access one-time programmable 640-bit memory


    Original     		PDF STA680 640-bit 12x12x1 LQFP144 20x20x1 TDA7528 STA680Q Xtensa AM FM TUNER module car STA680 HD radio LQFP144 STA3004 MMC spi circuit diagram of 9.2 surround sound

    Untitled

    Abstract: No abstract text available
    Text: WM0011 w General Purpose Low-Power Audio DSP DESCRIPTION FEATURES WM0011 Audio DSP provides Wolfson HD audio quality, with a power-budget targeted at handheld battery-powered audio devices. • Tensilica HiFi EP 24-bit audio digital signal processor - C-programmable with advanced debugging and profiling


    Original     		PDF WM0011 WM0011 24-bit

    verilog code 16 bit processor

    Abstract: Design and implementation of jtag JTAG tap control verilog code for 16 bit risc processor Xtensa verilog code for 32 BIT ALU implementation verilog code for 32 bit risc processor verilog program for 16 bit processor Tensilica
    Text: Xtensa-V Configurable Processor October 16, 2002 Product Specification AllianceCORE Facts Provided with Core Documentation Tensilica, Inc. Design File Formats 3255-6 Scott Blvd. Santa Clara, Ca 95054-3013 USA Tel: 408-986-8000 Fax: 408-986-8919 Email: info@tensilica.com


    Original     		PDF XT2000-X verilog code 16 bit processor Design and implementation of jtag JTAG tap control verilog code for 16 bit risc processor Xtensa verilog code for 32 BIT ALU implementation verilog code for 32 bit risc processor verilog program for 16 bit processor Tensilica

    GW3400

    Abstract: GW340
    Text: GEO Semiconductor Inc. GW3400 Programmable Geometric Processor and ISP General Description The GW3400 integrates GEO’s patented eWARP core with an Apical Image Signal Processor ISP , Tensilica® Xtensa CPU, DDR3 interface, parallel and MIPI interfaces, providing a complete integrated camera system solution.


    Original     		PDF GW3400 GW3400 GW3400â 8/10-bit 24/30-bit 1080p60, 720p60, 361-pin GW340

    Untitled

    Abstract: No abstract text available
    Text: w WM0011 General Purpose Low-Power Audio DSP DESCRIPTION FEATURES WM0011 Audio DSP provides Wolfson HD audio quality, with a power-budget targeted at handheld battery-powered audio devices. • WM0011 combines the advanced Tensilica HiFi EP audio DSP with an I/O and peripheral set optimized for flexible


    Original     		PDF WM0011 WM0011 10-bit

    Untitled

    Abstract: No abstract text available
    Text: STA680 HD Radio base-band receiver Preliminary Data Features General • HD Radio signal decoding for AM and FM digital audio ■ Tensilica™ signal/audio processing core architecture running up to 166 MHz ■ Hardware support for conditional access one-time programmable 640-bit memory


    Original     		PDF STA680 640-bit 12x12x1 LQFP144 20x20x1

    TDA7528

    Abstract: STA3004 Xtensa HiFi 2 Audio Engine AM FM TUNER module car 168-ball E1 AUDIO CONVERTER Xtensa LQFP144 STA680 STA680Q
    Text: STA680 HD Radio base-band receiver Preliminary Data Features General • HD Radio signal decoding for AM and FM digital audio ■ Tensilica™ signal/audio processing core architecture running up to 166 MHz ■ Hardware support for conditional access one-time programmable 640-bit memory


    Original     		PDF STA680 640-bit 12x12x1 LQFP144 20x20x1 TDA7528 STA3004 Xtensa HiFi 2 Audio Engine AM FM TUNER module car 168-ball E1 AUDIO CONVERTER Xtensa LQFP144 STA680 STA680Q

    STA3004

    Abstract: TDA7528 AC00720 STA680 Mp3/wma decoder i2s Xtensa LQFP144 STA680Q iboc
    Text: STA680 HD Radio baseband receiver Preliminary Data Features General • HD Radio signal decoding for AM and FM digital audio ■ Tensilica™ signal/audio processing core architecture running up to 166 MHz ■ Hardware support for conditional access one-time programmable 640-bit memory


    Original     		PDF STA680 640-bit 12x12x1 LQFP144 20x20x1 STA3004 TDA7528 AC00720 STA680 Mp3/wma decoder i2s Xtensa LQFP144 STA680Q iboc

    GSM Viterbi

    Abstract: Xtensa ARM processor based Circuit Diagram verilog code for ALU implementation verilog code for mpeg4 XT2000 no. of gates in 7500 transistor Common Base configuration verilog code for 32 BIT ALU implementation FIR FILTER implementation in ARM instruction
    Text: PRODUCT BRIEF Xtensa Processor Core A configurable, extensible and synthesizable processor core, Tensilica ’s Xtensa® processor is the first microprocessor architecture designed specifically to address embedded System-On-Chip SOC applications. It was designed from the start to be a configurable architecture enabling designers to


    Original     		PDF

    32 bit multipliers

    Abstract: verilog code for amba ahb master verilog code for 32 bit risc processor VLIW architecture Xtensa MAC16 212GP addition accumulator MAC code verilog verilog code for 64BIT ALU implementation verilog code for 16 bit risc processor
    Text: TENSILICA DIAMOND STANDARD SERIES PRODUCT BRIEF F E AT U R E S Diamond Series Processor Cores • 32-bit RISC-style architecture with 5-stage pipeline Tensilica’s Diamond Standard Series processor family consists of six • Family spans an extremely wide


    Original     		PDF 32-bit 16/24-bit 64-bit 32 bit multipliers verilog code for amba ahb master verilog code for 32 bit risc processor VLIW architecture Xtensa MAC16 212GP addition accumulator MAC code verilog verilog code for 64BIT ALU implementation verilog code for 16 bit risc processor

    GW3300

    Abstract: No abstract text available
    Text: GEO Semiconductor Inc. GW3300 Programmable Geometric Processor General Description The GW3300 integrates GEO’s patented eWARP core with a Tensilica® Xtensa CPU and DDR3 interface, providing a powerful platform for addressing complex video applications.


    Original     		PDF GW3300 GW3300 GW3300â 1/32nd 16/20-bit 24/30-bit 1080p60, 720p60, 361-pin

    power amplifier ic ta2040

    Abstract: Nokia 6100 LCD TA2040 Transceiver Broadcom 3G RF interfacing 8051 with bluetooth modem Tripath TA2040 AMPLIFIER pixelworks L7205 tft interface with 8051 trw radar ac
    Text: SEMICONDUCTOR TIMES JULY 2000 / 1 JULY 2000 FOCUSED ON EMERGING SEMICONDUCTOR COMPANIES Radar Scope Bay Microsystems Bay Microsystems was recently founded to develop chips. What kind? The company wouldn’t disclose any details to us. One rumor is “high-speed interfaces” whatever


    Original     		PDF

    saf7730

    Abstract: Philips SAF7730 TMS320DM310 saf77 full 18*16 barrel shifter design ADSP-215xx saf7730 audio TMS320DSC25 compare adsp 21xx with conventional processor compression pcm matlab
    Text: EDN's 2003 DSP directory DSP shipments were tracking at 5% growth for 2002 until shipments in December ballooned. According to market-research company Forward Concepts www.forwardconcepts.com , this balloon in shipments netted an overall DSP-revenue growth of 14.1% for 2002. Wireless applications,


    Original     		PDF 1-800-477-8924-x4500 saf7730 Philips SAF7730 TMS320DM310 saf77 full 18*16 barrel shifter design ADSP-215xx saf7730 audio TMS320DSC25 compare adsp 21xx with conventional processor compression pcm matlab

    ADSP-215xx

    Abstract: TMS320DA250 addressing modes of adsp 21xx processors vhdl code for systolic iir filter TMS320DRE200 tms320f2812 addressing modes adsp215xx TMS320C4X ARCHITECTURE, ADDRESSING MODES TMS320DSC21 verilog code for speech recognition
    Text: 2002 DSP directory Image by Mike O’Leary MARKET ANALYSIS FORECASTS DSP SALES TO TURN UPWARD IN 2002, WITH ISUPPLI PREDICTING A 4% RISE AND FORWARD CONCEPTS EXPECTING A 32% GAIN. By Robert Cravotta, Technical Editor www.ednmag.com LAST YEAR WAS A HARSH ONE for


    Original     		PDF 32-bit, 24-bit, 16-bit, LMS24 LMS16 ADSP-215xx TMS320DA250 addressing modes of adsp 21xx processors vhdl code for systolic iir filter TMS320DRE200 tms320f2812 addressing modes adsp215xx TMS320C4X ARCHITECTURE, ADDRESSING MODES TMS320DSC21 verilog code for speech recognition

    AR3011

    Abstract: atheros atheros bluetooth Atheros AR3011 AR3000 atheros sensitivity Bluetooth circuit Tensilica AR3011-1-22-08 atheros ar
    Text: Atheros AR3000 - ROCm Solutions for Bluetooth Radio-On-Chip for Mobile ROCm Products The AR3000 family consists of Bluetooth solutions based on the Atheros ROCm platform for high-performance mobile and embedded wireless products. The Atheros ROCm platform gives customers


    Original     		PDF AR3000 AR3011 AR3011-1-22-08 atheros atheros bluetooth Atheros AR3011 atheros sensitivity Bluetooth circuit Tensilica AR3011-1-22-08 atheros ar

    16 QAM modulation matlab code

    Abstract: lx5280 CZ80PIO PLD-10 uart 8250 CRC matlab lEXRA lx5280 qpsk simulink matlab OFDM DSP Builder Alcatel dsp
    Text: インテレクチャル・プロパティ・ セレクタ・ガイド System-on-a-Programmable-Chipソリューションの ためのIPファンクション アルテラのIPファンクションについて 数百万ゲートのプログラマブル・ロジック・デバイス（PLD）の登


    Original     		PDF AMPP15 16 QAM modulation matlab code lx5280 CZ80PIO PLD-10 uart 8250 CRC matlab lEXRA lx5280 qpsk simulink matlab OFDM DSP Builder Alcatel dsp

    MAX98096

    Abstract: No abstract text available
    Text: 19-6376; Rev 0; 7/12 EVALUATION KIT AVAILABLE MAX98096 Audio Hub with Wideband FlexSound Processor General Description Benefits and Features The MAX98096 is a full-featured high performance audio hub with low power consumption and advanced signal processing, making it ideal for a wide range of portable


    Original     		PDF MAX98096 MAX98096 101dB 96kHz)

    Untitled

    Abstract: No abstract text available
    Text: STA680 HD Radio baseband receiver Datasheet − production data Features • IBOC in-band on-channel digital audio broadcast signal decoding for AM/FM hybrid and all-digital modes ■ Dual-channel HD 1.5 for background scanning and data services ■ HD codec (HDC) audio decompression


    Original     		PDF STA680 12x12x1

    atlanta

    Abstract: transwitch Xtensa 1G PHY
    Text: Atlanta 2000 TM Product Brief Gigabit Communications Processor Family With best-in-class performance, market-leading power consumption, and ground-breaking BOM cost points, Atlanta 2000 enables systems and service providers to successfully and profitably bring next generation CPE products to end


    Original     		PDF 10/100/1G 11a/b/g/n atlanta transwitch Xtensa 1G PHY

    verilog code for 32 BIT ALU implementation

    Abstract: vhdl code 16 bit processor verilog code 16 bit processor verilog code for barrel shifter vhdl code for 8 bit barrel shifter 16 bit multiplier VERILOG Architecture of TMS320C4X FLOATING POINT PROCESSOR instruction set of TMS320C5x dsp processor Architecture of TMS320C54X addressing modes in adsp-21xx
    Text: EDN 2000 EDN’S ANNUAL DSP DIRECTORY HIGHLIGHTS THE ARCHITECTURES AVAILABLE FOR YOUR HOTTEST DESIGNS. HERE’S HELP IN SORTING THROUGH THE MYRIAD DSP DEVICES. YOU CAN ALSO ACCESS OUR FREQUENTLY UPDATED, FEATURE-TUNED DATABASE USING OUR SEARCH ENGINE TO FIND THE RIGHT DEVICE FOR YOUR DESIGN NEEDS.


    Original     		PDF X3J16/95-0029 NM6403 verilog code for 32 BIT ALU implementation vhdl code 16 bit processor verilog code 16 bit processor verilog code for barrel shifter vhdl code for 8 bit barrel shifter 16 bit multiplier VERILOG Architecture of TMS320C4X FLOATING POINT PROCESSOR instruction set of TMS320C5x dsp processor Architecture of TMS320C54X addressing modes in adsp-21xx

    GSM 900 simulink matlab

    Abstract: ORELA 4500 voice recognition matlab simulink ZSPneo verilog code for speech recognition Ceva-XS1100 TMS320C5507 PNX5220 CW5521 Xtensa
    Text: specialsection EDN 2005 DSP DIRECTORY TARGETED DSPs TAKE AIM DSP OPTIONS CONTINUE TO EXPAND AND ARE TARGETING OPTIMIZED CONFIGURATIONS FOR SPECIFIC APPLICATIONS. CHECK OUT THE INAUGURAL ONLINE TABLE FOR A DETAILED VIEW OF CURRENT DEVICE AND CORE OFFERINGS.


    Original     		PDF TMS320C64x GSM 900 simulink matlab ORELA 4500 voice recognition matlab simulink ZSPneo verilog code for speech recognition Ceva-XS1100 TMS320C5507 PNX5220 CW5521 Xtensa

    Untitled

    Abstract: No abstract text available
    Text: Fluent Soft Data Sheet Optional Vocabulary Builder in system or pre-compiled Feature Extraction Speech&Noise Database Vocabulary/ Grammar Speech Detection Acoustic Model HMM/Neural Net With Viterbi Search N Best Results Sensory’s FluentSoft technology and SDK’s enable small footprint speaker independent speech recognition


    Original     		PDF

    SGX535

    Abstract: No abstract text available
    Text: Product Brief Intel Media Processor CE 3100 Intel® Media Processor CE 3100 Intel® Media Processor CE 3100 Development Platform Consumer Electronics Product Overview The Intel® Media Processor CE 3100 is the Today’s Internet is largely built and optimized on


    Original     		PDF 0708/LB/MB/PDF 320307-004US SGX535

    virage

    Abstract: ARM Cortex A8 TSMC 40nm powerpc 7448 LG chem fanuc soc 916 tanner tools D945GCLF2 "ARM Cortex A8"
    Text: Energy Optimizers Selects Ramtron FM25L512 F-RAM for Plogg ~ EDA Geek Page 1 of 1 home : : contact : : embedded star : : fpga : : eda blog EDA Geek - electronic design automation, semiconductor, embedded system Ads by Google Zigbee Technology Flash Memory Cell


    Original     		PDF FM25L512 com/2008/06/30/wireless-plugs/ virage ARM Cortex A8 TSMC 40nm powerpc 7448 LG chem fanuc soc 916 tanner tools D945GCLF2 "ARM Cortex A8"