EP20K200E
Abstract: EP20K400E ALTMULT_ACCUM
Text: 3. Transitioning APEX Designs to Stratix & Stratix GX Devices S52012-3.0 Introduction Stratix and Stratix GX devices are Altera’s next-generation, system-ona-programmable-chip SOPC solution. Stratix and Stratix GX devices simplify the block-based design methodology and bridge the gap
|
Original
|
PDF
|
S52012-3
EP20K200E
EP20K400E
ALTMULT_ACCUM
|
EP20K200E
Abstract: EP20K400E
Text: 10. Transitioning APEX Designs to Stratix & Stratix GX Devices S52012-3.0 Introduction Stratix and Stratix GX devices are Altera’s next-generation, system-ona-programmable-chip SOPC solution. Stratix and Stratix GX devices simplify the block-based design methodology and bridge the gap
|
Original
|
PDF
|
S52012-3
EP20K200E
EP20K400E
|
JESD8-15
Abstract: HSTL standards SSTL-18 class 8 date sheet EIA standards 15-V
Text: 10. Selectable I/O Standards in Stratix II and Stratix II GX Devices SII52004-4.6 Introduction This chapter provides guidelines for using industry I/O standards in Stratix II and Stratix II GX devices, including: • ■ ■ ■ ■ Stratix II and Stratix II GX I/O
|
Original
|
PDF
|
SII52004-4
JESD8-15
HSTL standards
SSTL-18
class 8 date sheet
EIA standards
15-V
|
HSTL standards
Abstract: DDR2 sstl_18 class I 15-V SSTL-18
Text: 4. Selectable I/O Standards in Stratix II & Stratix II GX Devices SII52004-4.5 Introduction This chapter provides guidelines for using industry I/O standards in Stratix II and Stratix II GX devices, including: • ■ ■ ■ ■ Stratix II & Stratix II GX I/O
|
Original
|
PDF
|
SII52004-4
HSTL standards
DDR2 sstl_18 class I
15-V
SSTL-18
|
HSTL standards
Abstract: class sstl SSTL-18 EIA standards 15-V SSTL18 JESD89A DDR2 sstl_18 class I
Text: 4. Selectable I/O Standards in Stratix II and Stratix II GX Devices SII52004-4.6 Introduction This chapter provides guidelines for using industry I/O standards in Stratix II and Stratix II GX devices, including: • ■ ■ ■ ■ Stratix II and Stratix II GX I/O
|
Original
|
PDF
|
SII52004-4
HSTL standards
class sstl
SSTL-18
EIA standards
15-V
SSTL18
JESD89A
DDR2 sstl_18 class I
|
Untitled
Abstract: No abstract text available
Text: Implementing Stratix III and Stratix IV Programmable I/O Delay Settings in the Quartus II Software Application Note 474 August 2013, ver. 1.3 Introduction Altera Stratix® III and Stratix IV series devices have a very versatile I/O architecture. Included in the various features of the Stratix III I/O are
|
Original
|
PDF
|
|
2f 1001
Abstract: 11010 OC-96
Text: 6. Specifications & Additional Information SIIGX52004-3.0 Transceiver Blocks Table 6–1 shows the transceiver blocks for Stratix II GX and Stratix GX devices and compares their features. Table 6–1. Stratix II GX Features Versus Stratix GX Features Part 1 of 2
|
Original
|
PDF
|
SIIGX52004-3
OC-12,
OC-48,
OC-96)
2f 1001
11010
OC-96
|
10-bit-serdes
Abstract: K280A B010011 8HBC D243
Text: 2. Stratix II GX Transceiver Architecture Overview SIIGX52002-4.1 Introduction This chapter provides detailed information about the architecture of Stratix II GX devices. Figure 2–1 shows the Stratix II GX block diagram. Figure 2–1. Stratix II GX Transceiver Block Diagram
|
Original
|
PDF
|
SIIGX52002-4
8B/10B
10-bit-serdes
K280A
B010011
8HBC
D243
|
oc-192 serdes
Abstract: history of automatic phase selector TRANSISTOR D123 JC42 P802 SSTL-18 Compact PCI Backplane Block Diagram Altera source-synchronous
Text: Section IV. I/O Standards This section provides information about the I/O standards and interfaces for Stratix and Stratix GX devices. This section includes the following chapters: Revision History • Chapter 16, Selectable I/O Standards in Stratix & Stratix GX Devices
|
Original
|
PDF
|
125-Gbps
oc-192 serdes
history of automatic phase selector
TRANSISTOR D123
JC42
P802
SSTL-18
Compact PCI Backplane Block Diagram
Altera source-synchronous
|
2f 1001
Abstract: 1100 11010 FD-111 transistor D313 equivalent
Text: 6. Specifications & Additional Information SIIGX52004-3.1 Transceiver Blocks Table 6–1 shows the transceiver blocks for Stratix II GX and Stratix GX devices and compares their features. Table 6–1. Stratix II GX Features Versus Stratix GX Features Part 1 of 2
|
Original
|
PDF
|
SIIGX52004-3
OC-12,
OC-48,
OC-96)
2f 1001
1100
11010
FD-111 transistor
D313 equivalent
|
EP2SGX60EF
Abstract: CEI 23-16 circuit diagram of PPM transmitter and receiver CPRI multi rate HD-SDI over sdh PRBS10 3G-SDI serializer SIIGX52002-4 k307
Text: 2. Stratix II GX Transceiver Architecture Overview SIIGX52002-4.2 Introduction This chapter provides detailed information about the architecture of Stratix II GX devices. Figure 2–1 shows the Stratix II GX block diagram. Figure 2–1. Stratix II GX Transceiver Block Diagram
|
Original
|
PDF
|
SIIGX52002-4
8B/10B
EP2SGX60EF
CEI 23-16
circuit diagram of PPM transmitter and receiver
CPRI multi rate
HD-SDI over sdh
PRBS10
3G-SDI serializer
k307
|
EP1S60
Abstract: No abstract text available
Text: 13. General-Purpose PLLs in Stratix & Stratix GX Devices S52001-3.2 Introduction Stratix and Stratix GX devices have highly versatile phase-locked loops PLLs that provide robust clock management and synthesis for on-chip clock management, external system clock management, and high-speed
|
Original
|
PDF
|
S52001-3
EP1S60
|
S5200-1
Abstract: EP1S60 S52001-3
Text: 1. General-Purpose PLLs in Stratix & Stratix GX Devices S52001-3.2 Introduction Stratix and Stratix GX devices have highly versatile phase-locked loops PLLs that provide robust clock management and synthesis for on-chip clock management, external system clock management, and high-speed
|
Original
|
PDF
|
S52001-3
S5200-1
EP1S60
|
automatic change over switch circuit diagram
Abstract: EP2S15 EP2S180 EP2S30 EP2S60 EP2S90
Text: 7. PLLs in Stratix II and Stratix II GX Devices SII52001-4.5 Introduction Stratix II and Stratix II GX device phase-locked loops PLLs provide robust clock management and synthesis for device clock management, external system clock management, and high-speed I/O interfaces.
|
Original
|
PDF
|
SII52001-4
automatic change over switch circuit diagram
EP2S15
EP2S180
EP2S30
EP2S60
EP2S90
|
|
diagram remote control receiver and transmitter
Abstract: EPC16 EPCS128 EPCS16 EPCS64
Text: 8. Remote System Upgrades with Stratix II and Stratix II GX Devices SII52008-4.5 Introduction System designers today face difficult challenges such as shortened design cycles, evolving standards, and system deployments in remote locations. Stratix II and Stratix II GX FPGAs help overcome these challenges with
|
Original
|
PDF
|
SII52008-4
diagram remote control receiver and transmitter
EPC16
EPCS128
EPCS16
EPCS64
|
JESD87
Abstract: CMOS applications handbook programmable peripheral Interface pentium JC42 P802 SSTL-18
Text: 4. Selectable I/O Standards in Stratix & Stratix GX Devices S52004-3.4 Introduction The proliferation of I/O standards and the need for higher I/O performance have made it critical that devices have flexible I/O capabilities. Stratix and Stratix GX programmable logic devices PLDs
|
Original
|
PDF
|
S52004-3
AF-PHY-0144
OIF-SPI4-02
OIF-SFI4-01
ANSI/TIA/EIA-644,
JESD87
CMOS applications handbook
programmable peripheral Interface pentium
JC42
P802
SSTL-18
|
automatic change over switch circuit diagram
Abstract: EP2S15 EP2S180 EP2S30 EP2S60 EP2S90 RCK7
Text: 1. PLLs in Stratix II & Stratix II GX Devices SII52001-4.4 Introduction Stratix II and Stratix II GX device phase-locked loops PLLs provide robust clock management and synthesis for device clock management, external system clock management, and high-speed I/O interfaces.
|
Original
|
PDF
|
SII52001-4
automatic change over switch circuit diagram
EP2S15
EP2S180
EP2S30
EP2S60
EP2S90
RCK7
|
Untitled
Abstract: No abstract text available
Text: Errata Sheet for Stratix V Devices ES-01034-1.6 Errata Sheet This errata sheet provides information about known device issues affecting Stratix V production devices. Production Device Issues for Stratix V Devices Table 1 lists the issues and the affected Stratix V production devices.
|
Original
|
PDF
|
ES-01034-1
|
diagram remote control receiver and transmitter
Abstract: EPCS16 EPCS64
Text: 8. Remote System Upgrades with Stratix II & Stratix II GX Devices SII52008-4.4 Introduction System designers today face difficult challenges such as shortened design cycles, evolving standards, and system deployments in remote locations. Stratix II and Stratix II GX FPGAs help overcome these challenges with
|
Original
|
PDF
|
SII52008-4
diagram remote control receiver and transmitter
EPCS16
EPCS64
|
diagram remote control receiver and transmitter
Abstract: EPC16 EPCS128 EPCS16 EPCS64
Text: 14. Remote System Upgrades with Stratix II & Stratix II GX Devices SII52008-4.5 Introduction System designers today face difficult challenges such as shortened design cycles, evolving standards, and system deployments in remote locations. Stratix II and Stratix II GX FPGAs help overcome these challenges with
|
Original
|
PDF
|
SII52008-4
diagram remote control receiver and transmitter
EPC16
EPCS128
EPCS16
EPCS64
|
JESD87
Abstract: JC42 P802 SSTL-18
Text: 16. Selectable I/O Standards in Stratix & Stratix GX Devices S52004-3.4 Introduction The proliferation of I/O standards and the need for higher I/O performance have made it critical that devices have flexible I/O capabilities. Stratix and Stratix GX programmable logic devices PLDs
|
Original
|
PDF
|
S52004-3
AF-PHY-0144
OIF-SPI4-02
OIF-SFI4-01
ANSI/TIA/EIA-644,
JESD87
JC42
P802
SSTL-18
|
stratix2
Abstract: AN328 EP2SGX90FF1508C3
Text: External Memory Interface Design Guidelines for Stratix II, Stratix II GX, and Arria GX Devices Application Note 449 September 2007, v1.2 Introduction Stratix II and Stratix II GX devices offer support for double data rate DDR memories, such as DDR2/DDR SDRAM, QDRII+/QDRII SRAM,
|
Original
|
PDF
|
AN-449-1
stratix2
AN328
EP2SGX90FF1508C3
|
AN328
Abstract: AP1910 MT47H64M16BT-37E MT47H32M16CC-3 AL1510 EP2SGX90FF1508C3 AL15-10 MT47H64M8CB-3 MT47H64M16 MT47H64M16BT-37E eye
Text: AN 328: Interfacing DDR2 SDRAM with Stratix II, Stratix II GX, and Arria GX Devices October 2009 AN-328-6.0 Introduction This application note provides information about interfacing DDR2 SDRAM with Stratix II, Stratix II GX, and Arria ® GX devices. It includes details about supported modes and
|
Original
|
PDF
|
AN-328-6
AN328
AP1910
MT47H64M16BT-37E
MT47H32M16CC-3
AL1510
EP2SGX90FF1508C3
AL15-10
MT47H64M8CB-3
MT47H64M16
MT47H64M16BT-37E eye
|
EP4SGX230
Abstract: EP4SGX180 EP4SGX290 EP4SGX360 EP4SGX70 receiver altLVDS EP4SGX230ES
Text: Errata Sheet for Stratix IV GX Devices ES-01022-5.5 Errata Sheet This errata sheet provides updated information about known device issues affecting Stratix IV GX devices. Production Devices for Stratix IV GX Devices Table 1 lists the specific issues and the affected Stratix IV GX production devices.
|
Original
|
PDF
|
ES-01022-5
M9K/M144K
EP4SGX230
EP4SGX180
EP4SGX290
EP4SGX360
EP4SGX70
receiver altLVDS
EP4SGX230ES
|