Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    SPD 223 Search Results

    SF Impression Pixel

    SPD 223 Price and Stock

    API Delevan SPD62R-223M

    Power Inductors - SMD 22uH 20% .4ohm Shielded Choke SMT
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Mouser Electronics SPD62R-223M 1,569
    • 1 $3.3
    • 10 $2.76
    • 100 $1.91
    • 1000 $1.52
    • 10000 $1.48
    		Buy Now

    API Delevan SPD74R-223M

    Power Inductors - SMD 22uH 20% .11ohm Shielded Choke SMT
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Mouser Electronics SPD74R-223M 933
    • 1 $3.91
    • 10 $3.22
    • 100 $2.65
    • 1000 $2.14
    • 10000 $2.13
    		Buy Now

    API Delevan SPD125R-223M

    Power Inductors - SMD 22uH 20% .075ohm Shielded Choke SMT
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Mouser Electronics SPD125R-223M 395
    • 1 $5.3
    • 10 $5.3
    • 100 $4.77
    • 1000 $2.65
    • 10000 $2.65
    		Buy Now

    API Delevan HRSPD125-223M

    Power Inductors - SMD Surface Mount, Shielded Power Inductor, 22 uH, +/- 20%
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Mouser Electronics HRSPD125-223M 250
    • 1 $16.05
    • 10 $13.2
    • 100 $12.18
    • 1000 $10.34
    • 10000 $10.34
    		Buy Now

    API Delevan HRSPD127-223M

    Power Inductors - SMD 22uH 20% SMT MIL-STD-202
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Mouser Electronics HRSPD127-223M 246
    • 1 $19.03
    • 10 $15.65
    • 100 $12.88
    • 1000 $12.38
    • 10000 $12.38
    		Buy Now
    Find more SPD 223 price and stock on Findchips.com

    SPD 223 Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    25TAC

    Abstract: HYMP512U64
    Contextual Info: 128Mx64 / 128Mx72 bits Unbuffered DDR2 SDRAM DIMM HYMP512U64 L 8/HYMP512U72(L)8 Revision History No. History Draft Date 0.1 Defined Target Spec. Mar. 2004 0.2 1) Added Pin Capacitance Spec. 2) Changed SPD typo #41 Apr. 2004 Corrected Pin assignment table & SPD typo (Byte #03, 14)


    Original     		HYMP512U64 8/HYMP512U72 128Mx64 128Mx72 240-pin 25TAC PDF

    CK2102

    Abstract: DDR2-400 DDR2-533 HYMP512U64 MO-237 PC2-3200 PC2-4300 DDR2 DIMM 240 pin names
    Contextual Info: 128Mx64 / 128Mx72 bits Unbuffered DDR2 SDRAM DIMM HYMP512U64 L 8/HYMP512U72(L)8 Revision History No. History Draft Date 0.1 Defined Target Spec. Mar. 2004 0.2 1) Added Pin Capacitance Spec. 2) Changed SPD typo #41 Apr. 2004 Corrected Pin assignment table & SPD typo (Byte #03, 14)


    Original     		128Mx64 128Mx72 HYMP512U64 8/HYMP512U72 240-pin CK2102 DDR2-400 DDR2-533 MO-237 PC2-3200 PC2-4300 DDR2 DIMM 240 pin names PDF

    C6248

    Contextual Info: SPD, Power Conditioning, PF Capacitors and Harmonic Filters Industrial Surge Protection Products 2.1 Surge Protection and Power Conditioning Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Product Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .


    Original     		CVX050/100 HCUE300â CA08100004Eâ V3-T2-77 C6248 PDF

    Contextual Info: SERIES SPD 125 SPD125-332M SPD125-472M SPD125-103M SPD125-223M SPD125-473M SPD125-104M SPD125-224M SPD125-474M SPD125-684M SPD125-105M 3.3 4.7 10 22 47 100 220 470 680 1000 SPD127-103M SPD127-223M SPD127-473M SPD127-104M SPD127-224M SPD127-474M SPD127-684M


    OCR Scan     		SPD125-332M SPD125-472M SPD125-103M SPD125-223M SPD125-473M SPD125-104M SPD125-224M SPD125-474M SPD125-684M SPD125-105M PDF

    PC2-5300

    Abstract: DDR2-400 DDR2-533 DDR2-667 MO-237 PC2-3200 PC2-4300
    Contextual Info: 64Mx72 bits DDR2 SDRAM Registered DIMM HYMP264R72 L 4 Revision History No. History Draft Date 0.1 1) Defined Target Spec. Feb. 2004 0.2 1) Added Pin Capacitance Spec. & IDD Spec. 2) Corrected SPD typo. Apr. 2004 Corrected Pin assignment table Nov. 2004 Remark


    Original     		64Mx72 HYMP264R72 240-pin PC2-5300 DDR2-400 DDR2-533 DDR2-667 MO-237 PC2-3200 PC2-4300 PDF

    PS 229

    Contextual Info: 32Mx64 bits Unbuffered DDR2 SDRAM Lead-Free DIMM HYMP532U64 L P6 Revision History No. 0.1 History Draft Date Defined Target Spec. Apr. 2004 1) Corrected Pin assignment table & 2) Corrected SPD typo(Byte #31) July 2004 Designated Pin Cap. Spec. Aug. 2004 Remark


    Original     		HYMP532U64 32Mx64 HYMP532U646 240-pin PS 229 PDF

    MO-237

    Abstract: DDR2-400 DDR2-533 DDR2-667 PC2-3200 PC2-4300 PC2-5300
    Contextual Info: 128Mx72 bits DDR2 SDRAM Registered DIMM HYMP512R72 L 4 Revision History No. History Draft Date 0.1 1) Defined Target Spec. Feb. 2004 0.2 1) Added Pin Capacitance Spec. & IDD Spec. 2) Corrected SPD typo(byte #22,#42) Apr. 2004 Corrected Pin assignment table


    Original     		128Mx72 HYMP512R72 240-pin MO-237 DDR2-400 DDR2-533 DDR2-667 PC2-3200 PC2-4300 PC2-5300 PDF

    DDR2-400

    Abstract: DDR2-533 DDR2-667 MO-237 PC2-3200 PC2-4300 PC2-5300
    Contextual Info: 64Mx72 bits DDR2 SDRAM Registered DIMM HYMP264R72 L 8 Revision History No. History Draft Date 0.1 1) Defined Target Spec. Feb. 2004 0.2 1) Added Pin Capacitance Spec. & IDD Spec. 2) Corrected SPD typo(Bye #22) Apr. 2004 Corrected Pin assignment table Nov. 2004


    Original     		64Mx72 HYMP264R72 240-pin DDR2-400 DDR2-533 DDR2-667 MO-237 PC2-3200 PC2-4300 PC2-5300 PDF

    GMM26416233

    Abstract: GMM26416233CNTG
    Contextual Info: LG Semicon Co.,Ltd. REVISION HISTORY /Revision 1.0: July 1998 - Add PC100,7K 2-2-2 Specifications. - Update Icc Specifications. - Change Input Test Condition from 2.8/0.0V to 2.4/0.4V. - Added post SPD Information separately (7K/7J/10K) for Modules. - Add Minimum Capacitance Value for Component.


    OCR Scan     		PC100 7K/7J/10K) GMM26416233CNTG GMM26416233CNTG 64bits GMM26416233 PDF

    DDR2-400

    Abstract: DDR2-533 MO-237 PC2-3200 PC2-4300 HYmp564u64p8
    Contextual Info: 64Mx64 / 64Mx72 bits Unbuffered DDR2 SDRAM Pb-FREE DIMM HYMP564U64P8/HYMP564U72P8 Revision History No. 0.1 History Draft Date Defined Target Spec. May. 2004 Corrected Pin assignment table & SPD table. July 2004 This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any


    Original     		64Mx64 64Mx72 HYMP564U64P8/HYMP564U72P8 HYMP564U64 240-pin DDR2-400 DDR2-533 MO-237 PC2-3200 PC2-4300 HYmp564u64p8 PDF

    Contextual Info: 256Mx72 bits DDR2 SDRAM Registered DIMM HYMP125R72 L M4 Revision History No. History Draft Date 0.1 Initial Release Mar. 2004 0.2 Corrected IDD Spec. & SPD typo (byte #22,#30) May. 2004 Remark This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any


    Original     		256Mx72 HYMP125R72 240-pin PDF

    Contextual Info: 32Mx64 bits Unbuffered DDR2 SDRAM DIMM HYMP532U64 L 6 Revision History No. 0.1 History Draft Date Defined Target Spec. Mar. 2004 1) Corrected Pin assignment table & 2) Corrected SPD typo(Byte #31) July 2004 Remark This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any


    Original     		32Mx64 HYMP532U64 HYMP532U646 240-pin HYMP532U648 PDF

    A1000

    Abstract: A1001 A1051 A1052 A1053 A1054 A1101 A1103 HC12 a2305
    Contextual Info: How to reach us: USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217, 1–800–441–2447 or 1-303-675-2140. Customer Focus Center: 1–800–521–6274 JAPAN: Motorola Japan Ltd.; SPD, Strategic Planning Office, 141, 4–32–1, Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan, 03–5487–8488


    Original     		HC05/HC08 MCUEZDBG0508/D A1000 A1001 A1051 A1052 A1053 A1054 A1101 A1103 HC12 a2305 PDF

    a2305

    Abstract: a1001 c133 A13007 CI 7433 A2306 a2333 a13001 A1000 touch-tone decoder A1052
    Contextual Info: How to reach us: USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217, 1–800–441–2447 or 1-303-675-2140. Customer Focus Center: 1–800–521–6274 JAPAN: Motorola Japan Ltd.; SPD, Strategic Planning Office, 141, 4–32–1, Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan, 03–5487–8488


    Original     		HC05/HC08 MCUEZDBG0508/D a2305 a1001 c133 A13007 CI 7433 A2306 a2333 a13001 A1000 touch-tone decoder A1052 PDF

    Contextual Info: 32Mx64 bits Unbuffered DDR2 SDRAM Lead-Free DIMM HYMP532U64 L P6 Revision History No. 0.1 History Draft Date Defined Target Spec. Apr. 2004 1) Corrected Pin assignment table & 2) Corrected SPD typo(Byte #31) July 2004 Remark This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any


    Original     		32Mx64 HYMP532U64 HYMP532U646 240-pin PDF

    Contextual Info: 64Mx72 bits DDR2 SDRAM Registered DIMM HYMP264R72 L 4 Revision History No. History Draft Date 0.1 1) Defined Target Spec. Feb. 2004 0.2 1) Added Pin Capacitance Spec. & IDD Spec. 2) Corrected SPD typo. Apr. 2004 Remark This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any


    Original     		64Mx72 HYMP264R72 240-pin PDF

    HY5PS1G421

    Abstract: DDR2-400 DDR2-533 PC2-3200 PC2-4300 RA13 M4C5 M4C5 1
    Contextual Info: 256Mx72 bits DDR2 SDRAM Registered DIMM HYMP125R72 L M4 Revision History No. 0.1 0.2 History Draft Date Initial Release Mar. 2004 Corrected IDD Spec. May. 2004 Corrected Pin assignment table & SPD typo(#42) July 2004 Remark This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any


    Original     		256Mx72 HYMP125R72 240-pin HY5PS1G421 DDR2-400 DDR2-533 PC2-3200 PC2-4300 RA13 M4C5 M4C5 1 PDF

    Contextual Info: 64Mx64 / 64Mx72 bits Unbuffered DDR2 SDRAM DIMM HYMP564U648/HYMP564U728 Revision History No. History Draft Date 0.1 Defined Target Spec. Jan. 2004 0.2 1 Added Pin Capacitance Spec. , 2) Corrected typos of SPD Byte # 22,40,41,63 Apr. 2004 Remark This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any


    Original     		64Mx64 64Mx72 HYMP564U648/HYMP564U728 HYMP564U64 240-pin PDF

    dm0165

    Abstract: HYMP564U64 DDR2-400 DDR2-533 MO-237 PC2-3200 PC2-4300 DDR2 DIMM 240 pin names
    Contextual Info: 64Mx64 / 64Mx72 bits Unbuffered DDR2 SDRAM DIMM HYMP564U648/HYMP564U728 Revision History No. 0.1 0.2 History Draft Date Defined Target Spec. Jan. 2004 Added Pin Capacitance Spec. Apr. 2004 Corrected Pin assignment table & SPD. July 2004 Remark This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any


    Original     		64Mx64 64Mx72 HYMP564U648/HYMP564U728 HYMP564U64 240-pin dm0165 DDR2-400 DDR2-533 MO-237 PC2-3200 PC2-4300 DDR2 DIMM 240 pin names PDF

    Contextual Info: 256Mx72 bits DDR2 SDRAM Registered DIMM HYMP125R72 L M4 Revision History No. 0.1 0.2 History Draft Date Initial Release Mar. 2004 Corrected IDD Spec. May. 2004 Corrected Pin assignment table & SPD typo(#42) July 2004 Remark This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any


    Original     		256Mx72 HYMP125R72 240-pin PDF

    Contextual Info: 64Mx72 bits DDR2 SDRAM Registered DIMM HYMP264R72 L 8 Revision History No. History Draft Date 0.1 1) Defined Target Spec. Feb. 2004 0.2 1) Added Pin Capacitance Spec. & IDD Spec. 2) Corrected SPD typo(Bye #22) Apr. 2004 Remark This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any


    Original     		64Mx72 HYMP264R72 240-pin PDF

    Contextual Info: 128Mx64 / 128Mx72 bits Unbuffered DDR2 SDRAM DIMM HYMP512U64 L 8/HYMP512U72(L)8 Revision History No. History Draft Date 0.1 Defined Target Spec. Mar. 2004 0.2 1) Added Pin Capacitance Spec., 2) Corrected a typo of SPD byte #41(tRC) Apr. 2004 Remark This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any


    Original     		128Mx64 128Mx72 HYMP512U64 8/HYMP512U72 240-pin PDF

    Contextual Info: 128Mx72 bits DDR2 SDRAM Registered DIMM HYMP512R72 L 4 Revision History No. History Draft Date 0.1 1) Defined Target Spec. Feb. 2004 0.2 1) Added Pin Capacitance Spec. & IDD Spec. 2) Corrected SPD typo(byte #22,#42) Apr. 2004 Remark This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any


    Original     		128Mx72 HYMP512R72 240-pin PDF

    DDR2-400

    Abstract: DDR2-533 HYMP532U648 MO-237 PC2-3200 PC2-4300
    Contextual Info: 32Mx64 bits Unbuffered DDR2 SDRAM DIMM HYMP532U64 L 6 Revision History No. 0.1 History Draft Date Defined Target Spec. Mar. 2004 1) Corrected Pin assignment table & 2) Corrected SPD typo(Byte #31) July 2004 Designated Pin Cap. Spec. Aug. 2004 Remark This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any


    Original     		32Mx64 HYMP532U64 HYMP532U646 240-pin DDR2-400 DDR2-533 HYMP532U648 MO-237 PC2-3200 PC2-4300 PDF