drca
Abstract: vhdl code for a 16*2 lcd HP3070 PM7346 SBGA256 G4 BC 30 B0278
Text: BSDL SOURCE CODE - PMC_Sierra_Cells for PMC - Sierra revision : VHDL Package and Package Body 1.0 created by : James Lamond Hewlett Packard Canada Ltd date : 20 December 1995 package PMC_Sierra_Cells is use STD_1149_1_1990.all; constant cele0 : CELL_INFO;
|
Original
|
PM7346
pm7346;
drca
vhdl code for a 16*2 lcd
HP3070
SBGA256
G4 BC 30
B0278
|
PDF
|
Hitachi motor stepper
Abstract: APP08 10E6 DTC motor control Hitachi DSA0071
Text: Hitachi Europe Ltd. ISSUE Introduction to the 7040 DTC and Stepper motor drive application example 1 2 : app086/1.0 DATE : 29.08.00 1 Automatic Ramp up of stepper velocity _ 1
|
Original
|
app086/1
Hitachi motor stepper
APP08
10E6
DTC motor control
Hitachi DSA0071
|
PDF
|
Hitachi DSAUTAZ006
Abstract: No abstract text available
Text: Hitachi Europe Ltd. ISSUE Introduction to the 7040 DTC and Stepper motor drive application example 1 2 : APPS/XX/1.0 DATE : 28.09.99 Introduction 1 Automatic Ramp up of stepper velocity _ 1
|
Original
|
|
PDF
|
E62148R
Abstract: MRA transistor 10E6 0xec00 EVB2144F Hitachi DSA0071 H0488
Text: Hitachi Europe Ltd. ISSUE APPLICATION NOTE : app087/1.0 DATE : 07/12/99 Using the H8S/2148 DTC, SCI & FRT: Data Transfer Controller, Serial Communications Interface & 16 Bit Free Running Timer Introduction This Application Note details how to use the H8S/2148 DTC, SCI and FRT peripherals.
|
Original
|
app087/1
H8S/2148
E62148R
MRA transistor
10E6
0xec00
EVB2144F
Hitachi DSA0071
H0488
|
PDF
|
MRB 2045
Abstract: MTU 956 H8S/2612 3 phase sine wave pwm c source code tgr 40f 4B0 971 955 20KHZ SH7047 nsp120 Hitachi DSA0071
Text: HITACHI EUROPE LTD. Version: App 124/1.0 APPLICATION NOTE Using the H8S/2612 & SH/7047 MMT & DTC Peripherals to Generate 3 Phase Complimentary PWM Introduction To drive and control DC Brushless and AC induction Motors via a microcontroller, it is necessary to generate 3 Phase Complimentary PWM. Typically, these PWM waveforms drive
|
Original
|
H8S/2612
SH/7047
SH/7047
SE-F080
SH7047
MRB 2045
MTU 956
H8S/2612
3 phase sine wave pwm c source code
tgr 40f
4B0 971 955
20KHZ
SH7047
nsp120
Hitachi DSA0071
|
PDF
|
SH7145
Abstract: No abstract text available
Text: APPLICATION NOTE SH7145 Group I2C Bus Interface in Combined Use with DTC Introduction This application note describes how to implement automatic execution of transmission and reception of data via the I2C bus Inter IC Bus interface through the use of DTC (Data Transfer Controller) of the SH7145F. The master device is
|
Original
|
SH7145
SH7145F.
SH7145F,
SH7145F
REJ06B0399-0100Z/Rev
|
PDF
|
transistor sc59 marking
Abstract: No abstract text available
Text: MOTOROLA SEMICONDUCTOR TECHNICAL DATA Preliminary Data Sheet DTC114TE Bias Resistor Transistor NPN Silicon Surface Mount Transistor with Monolithic Bias Resistor Network 3 The BRT Bias Resistor Transistor contains a single transistor with a monolithic bias network consisting of two resistors; a series base resistor and a
|
Original
|
DTC114TE
DTC114TE
416/SC
transistor sc59 marking
|
PDF
|
6aa marking
Abstract: 327 SOT-6
Text: MOTOROLA SEMICONDUCTOR TECHNICAL DATA Preliminary Data Sheet DTC114YE Bias Resistor Transistor NPN Silicon Surface Mount Transistor with Monolithic Bias Resistor Network 3 The BRT Bias Resistor Transistor contains a single transistor with a monolithic bias network consisting of two resistors; a series base resistor and a
|
Original
|
DTC114YE
DTC114YE
416/SC
6aa marking
327 SOT-6
|
PDF
|
Untitled
Abstract: No abstract text available
Text: USER’S MANUAL 3 CHAPTER 3 INTERNAL MICROPROCESSOR OVERVIEW 3.1 ADDRESS SPACE Four address spaces are available for the Z90200 Family of Digital Television Controllers DTCs : • The Expanded Register File contains addresses for control and data registers for
|
Original
|
Z90200
UM97TEL0700
|
PDF
|
Untitled
Abstract: No abstract text available
Text: APPLICATION NOTE H8S/2200 Series DTC Transfer Activation by 8-Bit Timer Channel 0A Interrupt, Examples of Using Chain Function Introduction Transfers data on an SRAM chip to other addresses on the chip with the DTC that is activated by the 8-bit timer channel 0A interrupt. It also transfers data continuously to other addresses on the SRAM chip with the DTC chain
|
Original
|
H8S/2200
H8S/2215
REJ06B0349-0100Z/Rev
|
PDF
|
2215S
Abstract: No abstract text available
Text: APPLICATION NOTE H8S/2200 Series DTC Transfer Activation by Bit Timer Channel 0A Interrupt, Examples of Using the Normal Mode Introduction Transfers data on an SRAM chip to other addresses on the chip with DTC that is activated by the 8-bit timer channel
|
Original
|
H8S/2200
H8S/2215
REJ06B0350-0100Z/Rev
2215S
|
PDF
|
2215S
Abstract: 0x600000
Text: APPLICATION NOTE H8S/2200 Series DTC Transfer Software Activation Introduction Transfers data on an SRAM chip to other addresses on the chip by DTC that is activated by software. Target Device H8S/2215 Contents 1. Overview . 2
|
Original
|
H8S/2200
H8S/2215
REJ06B0348-0100Z/Rev
2215S
0x600000
|
PDF
|
DTC144VKA
Abstract: DTC144VSA DTC144VUA SC-72 T106 T146 marking code E66
Text: DTC144VUA / DTC144VKA / DTC144VSA Transistors Digital transistor built-in resistors DTC144VUA / DTC144VKA / DTC144VSA !External dimensions (Units : mm) 2.0 1.3 (2) (3) 0.3 0.65 0.65 (1) DTC144VUA 1.25 0.9 (1) Emitter(Source) (2) Base(Gate) (3) Collector(Drain)
|
Original
|
DTC144VUA
DTC144VKA
DTC144VSA
DTC144VUA
SC-70
DTC144VKA
100MHz
DTC144VSA
SC-72
T106
T146
marking code E66
|
PDF
|
T106
Abstract: t146 DTC125TKA DTC125TSA DTC125TUA SC-72
Text: DTC125TUA / DTC125TKA / DTC125TSA Transistors Digital transistor built-in resistor DTC125TUA / DTC125TKA / DTC125TSA 0.1to0.4 (1) Emitter(Source) (2) Base(Gate) (3) Collector(Drain) Junction temperature Tj Tstg Storage temperature 200 Pc 300 150 −55 ~ +150
|
Original
|
DTC125TUA
DTC125TKA
DTC125TSA
SC-70
DTC125TKA
T106
t146
DTC125TSA
SC-72
|
PDF
|
|
|
fp5001
Abstract: FP5001 DATASHEET FP5001DR May-28 FP5001 DATASHEET IC FP5001 FP5001D fp5001 inverter scp 053 FP5001P Feeling Technology
Text: FP5001 Technology PWM CONTROL IC WITH SCP/DTC FUNCTION GENERAL DESCRIPTION The FP5001, a 1-chip composed of open collector transistor output pulse-width-modulation control circuits with an error amplifier and dead-time comparators DTC , the FP5001 contains
|
Original
|
FP5001
FP5001,
FP5001
FP5001)
P16/FP5001
P17/FP5001
P18/FP5001
FP5001 DATASHEET
FP5001DR
May-28 FP5001 DATASHEET
IC FP5001
FP5001D
fp5001 inverter
scp 053
FP5001P
Feeling Technology
|
PDF
|
DMN62D4SDW-7
Abstract: ANALOG DEVICES ASSEMBLY DATE CODE Analog devices assembly code marking Information DMG2307L Analog devices marking Information Analog devices marking DMN2027USS-13 a/ANALOG DEVICES ASSEMBLY DATE CODE TL432BSA-7 DJT4031N
Text: DATE: 29th April, 2013 PCN #: 2094 – Rev01 PCN Title: Qualification of "Diodes Technology Cheng Du Company Limited" (DTC) as an Additional Assembly & Test Site for SOP-8, SOT-23, SOT223, SOT-323, SOT-363, SSOT-23, and SOD-323 Packaged Parts,
|
Original
|
Rev01
OT-23,
OT223,
OT-323,
OT-363,
SSOT-23,
OD-323
PCN-2061
PCN-2070.
OD-323
DMN62D4SDW-7
ANALOG DEVICES ASSEMBLY DATE CODE
Analog devices assembly code marking Information
DMG2307L
Analog devices marking Information
Analog devices marking
DMN2027USS-13
a/ANALOG DEVICES ASSEMBLY DATE CODE
TL432BSA-7
DJT4031N
|
PDF
|
ADSP-21362
Abstract: ADSP-21363 ADSP-21364 ADSP-21365 CP-1201 SD4a AD150
Text: a SHARC Processor SUMMARY The ADSP-2136x processors are available with a 333 MHz core instruction rate and unique peripherals such as the digital audio interface, S/PDIF transceiver, DTCP digital transmission content protection protocol , serial ports,
|
Original
|
SP-21363/ADSP-21364/ADSP-21365/ADSP-21366
ADSP-2136x
32-bit/40-bit,
BC-136-2
ADSP-21362
ADSP-21363
ADSP-21364
ADSP-21365
CP-1201
SD4a
AD150
|
PDF
|
Untitled
Abstract: No abstract text available
Text: DTC125TUA / DTC125TKA / DTC125TSA Transistors Digital transistor built-in resistor DTC125TUA / DTC125TKA / DTC125TSA 0.1to0.4 (1) Emitter(Source) (2) Base(Gate) (3) Collector(Drain) Junction temperature Tj Tstg Storage temperature 200 Pc 300 150 −55 ~ +150
|
Original
|
DTC125TUA
DTC125TKA
DTC125TSA
SC-70
DTC125TKA
|
PDF
|
Untitled
Abstract: No abstract text available
Text: DTC144VUA / DTC144VKA / DTC144VSA Transistors Digital transistor built-in resistors DTC144VUA / DTC144VKA / DTC144VSA zExternal dimensions (Unit : mm) zFeatures 1) Built-in bias resistors enable the configuration of an inverter circuit without connecting external input
|
Original
|
DTC144VUA
DTC144VKA
DTC144VSA
DTC144VUA
|
PDF
|
marking code 8T
Abstract: No abstract text available
Text: DTC144TT1 Preferred Device Bias Resistor Transistor NPN Silicon Surface Mount Transistor with Monolithic Bias Resistor Network This new series of digital transistors is designed to replace a single device and its external resistor bias network. The BRT Bias Resistor
|
Original
|
DTC144TT1
marking code 8T
|
PDF
|
PE-64102
Abstract: No abstract text available
Text: Product Brief PE64102 For full datasheet, please visit dtc.psemi.com. UltraCMOS Digitally Tunable Capacitor DTC 100 - 3000 MHz General Description Features The PE64102 is a DuNE -enhanced Digitally Tunable Capacitor (DTC) based on Peregrine’s UltraCMOS®
|
Original
|
PE64102
PE64102
12-lead
PE-64102
|
PDF
|
super harvard architecture block diagram
Abstract: ferrite core assembling process for ee type NEO BUF digital dts dolby 5.1 ic Dolby prologic IIx decoder application ADSP-21362 ADSP-21363 ADSP-21364 ADSP-21365 ADSP-21366
Text: SHARC Processors SUMMARY The ADSP-2136x processors are available with a 333 MHz core instruction rate and unique peripherals such as the digital audio interface, S/PDIF transceiver, DTCP digital transmission content protection protocol , serial ports,
|
Original
|
SP-21363/ADSP-21364/ADSP-21365/ADSP-21366
ADSP-2136x
32-bit/40-bit,
D06359-0-4/08
super harvard architecture block diagram
ferrite core assembling process for ee type
NEO BUF
digital dts dolby 5.1 ic
Dolby prologic IIx decoder application
ADSP-21362
ADSP-21363
ADSP-21364
ADSP-21365
ADSP-21366
|
PDF
|
BC136
Abstract: 136-Ball
Text: SHARC Processors SUMMARY The ADSP-2136x processors are available with a 333 MHz core instruction rate and unique peripherals such as the digital audio interface, S/PDIF transceiver, DTCP digital transmission content protection protocol , serial ports,
|
Original
|
SP-21363/ADSP-21364/ADSP-21365/ADSP-21366
32-bit/40-bit,
ADSP-2136x
D06359-0-6/07
BC136
136-Ball
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Product Brief PE64101 For full datasheet, please visit dtc.psemi.com. UltraCMOS Digitally Tunable Capacitor DTC 100 - 3000 MHz Product Description Features The PE64101 is a DuNE -enhanced Digitally Tunable Capacitor (DTC) based on Peregrine’s UltraCMOS®
|
Original
|
PE64101
PE64101
12lead
|
PDF
|
