Untitled
Abstract: No abstract text available
Text: SM5643285D4N0UU May 4, 2000 Revision History • May 4, 2000 Modified AC characteristics. • April 20, 2000 Datasheet released. Corporate Headquarters: P. O. Box 1757, Fremont, CA 94538, USA • Tel: 510 623-1231 • Fax:(510) 623-1434 • E-mail: info@smartm.com
|
Original
|
PDF
|
SM5643285D4N0UU
256MByte
16Mx8
184-pin
|
Untitled
Abstract: No abstract text available
Text: SM564324574X0BU May 31, 2000 Revision History • May 31, 2000 Added Command Truth Table, Mode Register Table and notes. Modified waveforms Auto Refresh (CBR cycle and Power Down Mode and Clock Mask). • June 11, 1999 Modified datasheet part number from SM564324574X6BU to SM564324574X0BU.
|
Original
|
PDF
|
SM564324574X0BU
SM564324574X6BU
SM564324574X0BU.
|
SG564323578NW3R
Abstract: SM564323578NW3R
Text: SU564323578NW3R February 16, 2006 Ordering Information Part Numbers Description SM564323578NW3R 32Mx64 256MB , SDRAM, 144-pin SODIMM, Unbuffered, Non-ECC, 16Mx16 Based, PC133, CL 3.0, 31.75mm. SG564323578NW3R 32Mx64 (256MB), SDRAM, 144-pin SODIMM, Unbuffered, Non-ECC, 16Mx16 Based,
|
Original
|
PDF
|
SU564323578NW3R
SM564323578NW3R
SG564323578NW3R
32Mx64
256MB)
144-pin
16Mx16
PC133,
|
Untitled
Abstract: No abstract text available
Text: SM564328578NWUU May 3, 2001 Revision History • May 3, 2001 Modified datasheet. • May 9, 2000 Added Command Truth Table, Mode Register Table and notes. Modified waveforms Auto Refresh (CBR cycle and Power Down Mode and Clock Mask). • February 17, 2000
|
Original
|
PDF
|
SM564328578NWUU
|
Untitled
Abstract: No abstract text available
Text: SM564328574N03R July 12, 2001 Revision History • July 12, 2001 Modified AC Characteristics tRCD on page 7. Modified Ordering Information (Cycle Time) on page 16. • January 4, 2001 Modified datasheet. • May 24, 2000 Added Command Truth Table, Mode Register Table and notes.
|
Original
|
PDF
|
SM564328574N03R
|
Untitled
Abstract: No abstract text available
Text: SU564328578N63R November 11, 2005 Ordering Information Part Numbers Description SM564328578N63R 32Mx64 256MB , SDRAM, 168-pin DIMM, Unbuffered, 32Mx8 Based, PC133, CL = 3.0, 34.93mm. SG564328578N63R 32Mx64 (256MB), SDRAM, 168-pin DIMM, Unbuffered, 32Mx8 Based, PC133, CL = 3.0,
|
Original
|
PDF
|
SU564328578N63R
SM564328578N63R
SG564328578N63R
32Mx64
256MB)
168-pin
32Mx8
PC133,
|
sm5643
Abstract: No abstract text available
Text: SM564323578NV3R May 11, 2001 Orderable Part Numbers Module Part Number CAS Latency Speed SM564323578NV3R 3 only 133MHz Revision History • May 11, 2001 Datasheet released. Corporate Headquarters: P. O. Box 1757, Fremont, CA 94538, USA • Tel: 510 623-1231 • Fax:(510) 623-1434 • E-mail: info@smartm.com
|
Original
|
PDF
|
SM564323578NV3R
133MHz
256MByte
32Mx16
144-pin
sm5643
|
Untitled
Abstract: No abstract text available
Text: SM564323578NVUP May 11, 2001 Orderable Part Numbers Module Part Number CAS Latency Speed SM564323578NV3P 3 only 100MHz SM564323578NVBP 2&3 100MHz Revision History • May 11, 2001 Datasheet released. Corporate Headquarters: P. O. Box 1757, Fremont, CA 94538, USA • Tel: 510 623-1231 • Fax:(510) 623-1434 • E-mail: info@smartm.com
|
Original
|
PDF
|
SM564323578NVUP
SM564323578NV3P
SM564323578NVBP
100MHz
100MHz
256MByte
32Mx16
144-pin
|
Untitled
Abstract: No abstract text available
Text: SM564328574N9BU May 3, 2001 Revision History • May 3, 2001 Modified datasheet. • May 9, 2000 Added Command Truth Table, Mode Register Table and notes. Modified waveforms Auto Refresh (CBR cycle and Power Down Mode and Clock Mask). • October 15, 1998
|
Original
|
PDF
|
SM564328574N9BU
256MByte
|
SM564328574N0BP
Abstract: No abstract text available
Text: SU564328574N0BP June 21, 2006 Ordering Information Part Numbers Description SM564328574N0BP 32Mx64 256MB , SDRAM, 168-pin DIMM, Unbuffered, Non-ECC, 16Mx8 Based, PC100, CL 2.0 & 3.0, 34.93mm. SG564328574N0BP 32Mx64 (256MB), SDRAM, 168-pin DIMM, Unbuffered, Non-ECC, 16Mx8 Based,
|
Original
|
PDF
|
SU564328574N0BP
SM564328574N0BP
SG564328574N0BP
32Mx64
256MB)
168-pin
16Mx8
PC100,
|
SM5643285D8N6CL
Abstract: SG5643285D8N6CL
Text: SU5643285D8N6CL June 27, 2006 Ordering Information Part Numbers Description Module Speed SM5643285D8N6CL 32Mx64 256MB , DDR, 184-pin DIMM, Unbuffered, Non-ECC, 32Mx8 Based, DDR333B, 31.75mm, 22Ω DQ termination. PC2700 @ CL 2.5 SX5643285D8N6CL 32Mx64 (256MB), DDR, 184-pin DIMM, Unbuffered, Non-ECC,
|
Original
|
PDF
|
SU5643285D8N6CL
SM5643285D8N6CL
SX5643285D8N6CL
32Mx64
256MB)
184-pin
32Mx8
DDR333B,
SG5643285D8N6CL
|
Untitled
Abstract: No abstract text available
Text: SM564324574X03R May 31, 2000 Revision History • May 31, 2000 Added Command Truth Table, Mode Register Table and notes. Modified waveforms Auto Refresh (CBR cycle and Power Down Mode and Clock Mask). • July 27, 1999 Datasheet released. Corporate Headquarters: P. O. Box 1757, Fremont, CA 94538, USA • Tel:(510) 623-1231 • Fax:(510) 623-1434 • E-mail: info@smartm.com
|
Original
|
PDF
|
SM564324574X03R
256MByte
32Mx4
|
Untitled
Abstract: No abstract text available
Text: SM564328578N63R01 July 12, 2001 Orderable Part Numbers Module Part Number SM564328578N63R01 Device Specification PC133, CL 3 only Revision History • July 12, 2001 Modified AC Characteristics tRCD on page 7. • April 24, 2001 Datasheet released. Corporate Headquarters: P. O. Box 1757, Fremont, CA 94538, USA • Tel:(510) 623-1231 • Fax:(510) 623-1434 • E-mail: info@smartm.com
|
Original
|
PDF
|
SM564328578N63R01
PC133,
256MByte
|
Untitled
Abstract: No abstract text available
Text: SM564328574N0BS September 25, 2002 Ordering Information Part Numbers SM564328574N0BS Description 32Mx64 256MB , SDRAM 168-pin DIMM, Unbuffered, 16Mx8 Based, PC133, CL=2 & 3, 34.93mm Revision History • September 25, 2002 Datasheet released. Corporate Headquarters: P. O. Box 1757, Fremont, CA 94538, USA • Tel:(510) 623-1231 • Fax:(510) 623-1434 • E-mail: info@smartm.com
|
Original
|
PDF
|
SM564328574N0BS
SM564328574N0BS
32Mx64
256MB)
168-pin
16Mx8
PC133,
256MByte
32Mx64)
|
|
Untitled
Abstract: No abstract text available
Text: SM564328574NZ3R01 September 4, 2001 Orderable Part Numbers Module Part Number SM564328574NZ3R01 Description 32Mx64 256MB , SDRAM, 144-pin SODIMM Unbuffered, 16Mx8 Based, CL=3, PC133 Revision History • September 4, 2001 Datasheet released. Corporate Headquarters: P. O. Box 1757, Fremont, CA 94538, USA • Tel:(510) 623-1231 • Fax:(510) 623-1434 • E-mail: info@smartm.com
|
Original
|
PDF
|
SM564328574NZ3R01
32Mx64
256MB)
144-pin
16Mx8
PC133
256MByte
|
SG5643285D8N6CG
Abstract: No abstract text available
Text: SU5643285D8N6CU July 5, 2006 Ordering Information Part Numbers Description Module Speed SM5643285D8N6CG 32Mx64 256MB , DDR, 184-pin DIMM, Unbuffered, Non-ECC, 32Mx8 Based, DDR266A, 31.75mm, 22Ω DQ termination. PC2100 @ CL 2.0, 2.5 SG5643285D8N6CG 32Mx64 (256MB), DDR, 184-pin DIMM, Unbuffered,
|
Original
|
PDF
|
SU5643285D8N6CU
SM5643285D8N6CG
32Mx64
256MB)
184-pin
32Mx8
DDR266A,
SG5643285D8N6CG
|
Untitled
Abstract: No abstract text available
Text: SU5643235D8NWCL September 17, 2004 Ordering Information Part Numbers Description Module Speed SM5643235D8NWCL 32Mx64 256MB , DDR, 200-pin SO-DIMM, Unbuffered, 16Mx16 Based, Non-ECC, DDR333B, 31.75mm, 22Ω DQ termination. PC2700 @ CL 2.5 SB5643235D8NWCL 32Mx64 (256MB), DDR, 200-pin SO-DIMM, Unbuffered, 16Mx16
|
Original
|
PDF
|
SU5643235D8NWCL
SM5643235D8NWCL
SB5643235D8NWCL
32Mx64
256MB)
200-pin
16Mx16
DDR333B,
|
Untitled
Abstract: No abstract text available
Text: SM564324574N0BU May 24, 2000 Revision History • May 24, 2000 Added Command Truth Table, Mode Register Table and notes. Modified waveforms Auto Refresh (CBR cycle and Power Down Mode and Clock Mask). • June 21, 1999 Modified datasheet part number from SM564324574N6BU to SM564324574N0BU.
|
Original
|
PDF
|
SM564324574N0BU
SM564324574N6BU
SM564324574N0BU.
18EREIN
|
Untitled
Abstract: No abstract text available
Text: SU5643285D4N0CL June 27, 2006 Ordering Information Part Numbers Description Module Speed SM5643285D4N0CL 32Mx64 256MB , DDR, 184-pin DIMM, Unbuffered, Non-ECC, 16Mx8 Based, DDR333B, 31.75mm, 22Ω DQ termination. PC2700 @ CL 2.5 SG5643285D4N0CL 32Mx64 (256MB), DDR, 184-pin DIMM, Unbuffered, Non-ECC,
|
Original
|
PDF
|
SU5643285D4N0CL
SM5643285D4N0CL
SG5643285D4N0CL
32Mx64
256MB)
184-pin
16Mx8
DDR333B,
|
Untitled
Abstract: No abstract text available
Text: SM564324U7UX6AU Preliminary B Revision History • May 31, 2000 Added Command Truth Table, Mode Register Table and notes. Modified waveforms Auto Refresh (CBR cycle and Power Down Mode and Clock Mask). • May 29, 1998 Preliminary datasheet released. Note* :
|
Original
|
PDF
|
SM564324U7UX6AU
A10/AP
25EREIN
|
Untitled
Abstract: No abstract text available
Text: SM56432457UX0UP May 31, 2000 Revision History • May 31, 2000 Added Command Truth Table, Mode Register Table and notes. Modified waveforms Auto Refresh (CBR cycle and Power Down Mode and Clock Mask). • March 13, 2000 Modified DC characteristics on page 4.
|
Original
|
PDF
|
SM56432457UX0UP
PC-100
44-1908EREIN
|
Untitled
Abstract: No abstract text available
Text: SU5643285D4N0CU July 5, 2006 Ordering Information Part Numbers Description Module Speed SM5643285D4N0CG 32Mx64 256MB , DDR, 184-pin DIMM, Unbuffered, Non-ECC, 16Mx8 Based, DDR266A, 31.75mm, 22Ω DQ termination. PC2100 @ CL 2.0, 2.5 SG5643285D4N0CG 32Mx64 (256MB), DDR, 184-pin DIMM, Unbuffered,
|
Original
|
PDF
|
SU5643285D4N0CU
SM5643285D4N0CG
32Mx64
256MB)
184-pin
16Mx8
DDR266A,
|
Untitled
Abstract: No abstract text available
Text: SU5643285D8N6FN June 27, 2006 Ordering Information Part Numbers Description Module Speed SM5643285D8N6FN 32Mx64 256MB , DDR, 184-pin DIMM, Unbuffered, Non-ECC, 32Mx8 Based, DDR400C, 31.75mm, 22Ω DQ termination. PC3200 @ CL 3.0 SX5643285D8N6FN 32Mx64 (256MB), DDR, 184-pin DIMM, Unbuffered, Non-ECC,
|
Original
|
PDF
|
SU5643285D8N6FN
SM5643285D8N6FN
SX5643285D8N6FN
32Mx64
256MB)
184-pin
32Mx8
DDR400C,
|
SX56
Abstract: No abstract text available
Text: SU5643285D8NWCL September 21, 2004 Ordering Information Part Numbers Description Module Speed SM5643285D8NWCL 32Mx64 256MB , DDR, 200-pin SO-DIMM, Unbuffered, NonECC, 32Mx8 Based, DDR333B, 31.75mm, 22Ω DQ termination. PC2700 @ CL 2.5 SB5643285D8NWCL 32Mx64 (256MB), DDR, 200-pin SO-DIMM, Unbuffered, NonECC, 32Mx8 Based, DDR333B, 31.75mm, 22Ω DQ termination,
|
Original
|
PDF
|
SU5643285D8NWCL
SM5643285D8NWCL
SB5643285D8NWCL
32Mx64
256MB)
200-pin
32Mx8
DDR333B,
SX56
|