RT3PE600L
Abstract: RT3PE3000L AES-128 PAC10 LG484 ProASICPLUS Flash Family FPGAs Advanced v0.1
Text: Advance v0.1 Radiation-Tolerant ProASIC3 Low-Power SpaceFlight Flash FPGAs with Flash*Freeze Technology Features and Benefits • High-Performance, Low-Skew Global Network • Architecture Supports Ultra-High Utilization MIL-STD-883 Class B Qualified Packaging
|
Original
|
PDF
|
MIL-STD-883
RT3PE600L
RT3PE3000L
AES-128
PAC10
LG484
ProASICPLUS Flash Family FPGAs Advanced v0.1
|
A3P600
Abstract: A3P060 A3P1000 A3P125 A3P250 AECQ100 AEC-Q100 FG144 FG256 FG484
Text: v1.0 Automotive ProASIC3 Flash Family FPGAs Features and Benefits Low Power • 1.5 V Core Voltage • Support for 1.5-V-Only Systems • Low-Impedance Flash Switches High-Temperature AEC-Q100–Qualified Devices • Grade 2 105°C TA 115°C TJ • Grade 1 125°C TA (135°C TJ)
|
Original
|
PDF
|
AEC-Q100
A3P600
A3P060
A3P1000
A3P125
A3P250
AECQ100
FG144
FG256
FG484
|
A3PE1500
Abstract: A3PE3000 IO23PDB0V2 IO23NDB0V2 IO30PDB1V1 IO05PDB0V0 IO06PDB0V1 IO32PDB1V1 IO10PDB0V1 IO283PDB7V1
Text: ProASIC3E Packaging 3 – Package Pin Assignments 208-Pin PQFP 1 208 208-Pin PQFP Note: This is the top view of the package. Note For Package Manufacturing and Environmental information, visit the Resource Center at .
|
Original
|
PDF
|
208-Pin
A3PE600
IO112PDB6V1
IO85NPB5V0
A3PE1500
A3PE3000
IO23PDB0V2
IO23NDB0V2
IO30PDB1V1
IO05PDB0V0
IO06PDB0V1
IO32PDB1V1
IO10PDB0V1
IO283PDB7V1
|
A3PE3000L FG484
Abstract: Actel pdf on radio emitter A3PE3000L FG144 FG256 FG324 FG484 PQ208 TDP 245 Y
Text: v1.3 ProASIC3L Low-Power Flash FPGAs with Flash*Freeze Technology Features and Benefits Low Power • Dramatic Reduction in Dynamic and Static Power Savings • 1.2 V to 1.5 V Core and I/O Voltage Support for Low Power • Low Power Consumption in Flash*Freeze Mode Allows for
|
Original
|
PDF
|
130-nm,
A3PE3000L FG484
Actel pdf on radio emitter
A3PE3000L
FG144
FG256
FG324
FG484
PQ208
TDP 245 Y
|
A3P250
Abstract: A3P060 A3P1000 Datasheet A3P125 IO97RSB2 IO52NDB1 FBGA A3P250 fbga 256 A3P250 ACTEL ACTEL FBGA 144
Text: Automotive ProASIC3 Packaging 3 – Package Pin Assignments 100-Pin VQFP 100 1 Note: This is the top view of the package. Note For Package Manufacturing and Environmental information, visit the Resource Center at .
|
Original
|
PDF
|
100-Pin
A3P060
IO62RSB1
IO31RSB0
GAA2/IO51RSB1
A3P250
A3P1000
Datasheet A3P125
IO97RSB2
IO52NDB1
FBGA A3P250
fbga 256
A3P250 ACTEL
ACTEL FBGA 144
|
RT3PE3000L
Abstract: RT3PE600L LG484 AES-128 ieee 1532 ProASIC3
Text: Advance v0.1 Radiation-Tolerant ProASIC3 Low-Power SpaceFlight Flash FPGAs with Flash*Freeze Technology Features and Benefits • High-Performance, Low-Skew Global Network • Architecture Supports Ultra-High Utilization MIL-STD-883 Class B Qualified Packaging
|
Original
|
PDF
|
MIL-STD-883
RT3PE3000L
RT3PE600L
LG484
AES-128
ieee 1532
ProASIC3
|
actel vqfp
Abstract: IO87RSB1
Text: ProASIC3 nano Packaging 3 – Package Pin Assignments 48-Pin QFN Pin 1 48 1 Notes: 1. This is the bottom view of the package. 2. The die attach paddle of the package is tied to ground GND . Note For Package Manufacturing and Environmental information, visit the Resource Center at
|
Original
|
PDF
|
48-Pin
A3PN010
GEC0/IO37RSB1
IO06RSB0
IO36RSB1
GDA0/IO05RSB0
GEA0/IO34RSB1
actel vqfp
IO87RSB1
|
1N79
Abstract: 1N60 1N63 1N66 APA075 Actel APA075 stapl
Text: Application Note AC227 How To Use UJTAG Introduction UJTAG is an embedded macro for the ProASICPLUS and ProASIC3 device families. It is implemented in unused I/O tiles and used as the interface between external JTAG ports and internal logic. This macro can
|
Original
|
PDF
|
AC227
1N79
1N60
1N63
1N66
APA075
Actel APA075
stapl
|
CAT16-LV4F12
Abstract: PAC10 RAM512X18
Text: 2 – ProASIC3E DC and Switching Characteristics General Specifications DC and switching characteristics for –F speed grade targets are based only on simulation. The characteristics provided for the –F speed grade are subject to change after establishing FPGA
|
Original
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: Revision 15 ProASIC3 Flash Family FPGAs with Optional Soft ARM Support Features and Benefits Advanced I/O High Capacity • 15 K to 1 M System Gates • Up to 144 Kbits of True Dual-Port SRAM • Up to 300 User I/Os Reprogrammable Flash Technology • 130-nm, 7-Layer Metal 6 Copper , Flash-Based CMOS
|
Original
|
PDF
|
130-nm,
64-Bit
128-Bit
|
ProASIC3 Flash Family
Abstract: No abstract text available
Text: Revision 5 Automotive ProASIC3 Flash Family FPGAs Features and Benefits Low Power • 1.5 V Core Voltage • Support for 1.5-V-Only Systems • Low-Impedance Flash Switches Extended Temperature AEC-Q100–Qualified Devices • Grade 2: –40°C to 105°C TA 115°C TJ
|
Original
|
PDF
|
AEC-Q100
ProASIC3 Flash Family
|
AC236
Abstract: stapl AES-128 wireless encrypt
Text: Application Note AC236 Fusion FlashROM Introduction The Actel Fusion family, based on the highly successful ProASIC3 Flash FPGA architecture, has been designed as a high-performance, programmable, mixed-signal platform. Fusion supports many peripherals, including embedded Flash memory, Analog-to-Digital Converter ADC , high-drive outputs,
|
Original
|
PDF
|
AC236
AC236
stapl
AES-128
wireless encrypt
|
RT3PE3000
Abstract: RT3PE600L RT3PE3000L CCGA AES-128 PAC10 IO72NDB4V0
Text: Advance v0.1 Radiation-Tolerant ProASIC3 Low-Power SpaceFlight Flash FPGAs with Flash*Freeze Technology Features and Benefits • High-Performance, Low-Skew Global Network • Architecture Supports Ultra-High Utilization MIL-STD-883 Class B Qualified Packaging
|
Original
|
PDF
|
MIL-STD-883
RT3PE3000
RT3PE600L
RT3PE3000L
CCGA
AES-128
PAC10
IO72NDB4V0
|
Untitled
Abstract: No abstract text available
Text: ProASIC3 Flash Family FPGAs DC and Switching Characteristics General Specifications DC and switching characteristics for –F speed grade targets are based only on simulation. The characteristics provided for –F speed grade are subject to change after establishing FPGA specifications. Some
|
Original
|
PDF
|
|
|
|
1100 847 e11
Abstract: c 1383
Text: v1.0 Automotive ProASIC3 Flash Family FPGAs Features and Benefits Low Power • 1.5 V Core Voltage • Support for 1.5-V-Only Systems • Low-Impedance Flash Switches High-Temperature AEC-Q100–Qualified Devices • Grade 2 105°C TA 115°C TJ • Grade 1 125°C TA (135°C TJ)
|
Original
|
PDF
|
AEC-Q100
1100 847 e11
c 1383
|
Untitled
Abstract: No abstract text available
Text: 2 – ProASIC3 DC and Switching Characteristics General Specifications DC and switching characteristics for –F speed grade targets are based only on simulation. The characteristics provided for the –F speed grade are subject to change after establishing FPGA
|
Original
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: ProASIC3 Flash Family FPGAs DC and Switching Characteristics General Specifications DC and switching characteristics for –F speed grade targets are based only on simulation. The characteristics provided for the –F speed grade are subject to change after establishing FPGA specifications. Some
|
Original
|
PDF
|
|
IDTQS32X23
Abstract: No abstract text available
Text: I/O Structures in IGLOOe and ProASIC3E Devices Introduction Low-power flash devices feature a flexible I/O structure, supporting a range of mixed voltages 1.2 V, 1.5 V, 1.8 V, 2.5 V, and 3.3 V through bank-selectable voltages. IGLOO e, ProASIC®3EL, and
|
Original
|
PDF
|
|
verilog code for 128 bit AES encryption
Abstract: 4 bit bistable latch vhdl code zoom 505 schematic 0.13-um CMOS standard cell library inverter
Text: Automotive ProASIC 3 Handbook Automotive ProASIC3 Handbook Table of Contents Low-Power Flash Device Handbooks Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . i Section I – Automotive ProASIC3 Datasheet Automotive ProASIC3 Flash Family FPGAs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-1
|
Original
|
PDF
|
|
pacer oled pmo13701
Abstract: PMO13701 SSD0300 LOG rx1a
Text: ProASIC3/E Starter Kit User’s Guide ProASIC3/E Starter Kit User’s Guide Table of Contents Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Document Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
|
Original
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: Automotive ProASIC3 DC and Switching Characteristics 2 – Automotive ProASIC3 DC and Switching Characteristics General Specifications Operating Conditions Stresses beyond those listed in Table 2-1 may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
|
Original
|
PDF
|
|
FIFO4K18
Abstract: Toggle Switches 0/TDP 245 Y
Text: ProASIC3E Flash Family FPGAs DC and Switching Characteristics General Specifications DC and switching characteristics for –F speed grade targets are based only on simulation. The characteristics provided for the –F speed grade are subject to change after establishing FPGA specifications. Some
|
Original
|
PDF
|
|
IO191
Abstract: vhdl code for fifo and transmitter actel FG484 package mechanical drawing
Text: ProASIC 3L Low-Power Handbook ProASIC3L Low-Power Flash Device Handbook Table of Contents Low-Power Flash Device Handbooks Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . i Section I – ProASICL Low-Power Datasheet
|
Original
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: Radiation-Tolerant ProASIC 3 Handbook Radiation-Tolerant ProASIC3 Handbook Table of Contents Low-Power Flash Device Handbooks Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . i Section I – Radiation-Tolerant ProASIC3 FPGAs Datasheet
|
Original
|
PDF
|
|