Untitled
Abstract: No abstract text available
Text: PA-PGA88-01 Map Rev A, 2/8/89 71 53 35 18 1 1 18 35 53 71 11 1 77 18 35 53 71 A1 A13 N1 N13 1.9" 33 58 1.4" 88 70 52 35 17 Bottom View-Base A/N 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 Numeric A7 B6 A6 A5 B5 A4 B4 A3 A2 B3 A1 B2 C2 B1 D2 C1 D1 E2
|
Original
|
PA-PGA88-01
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 33.02 ± 0.50 PGA88-C-S13U-2.54 1 4.10±0.40 INDEX MARK 2.54 5 0.46±0.05 0.25 M 3.33±0.40 1.27±0.30 SEATING PLANE
|
Original
|
PGA88-C-S13U-2
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PA-PGA88-02 Map Rev A, 11/28/90 76 63,51 39,27 14,1 1,14 27,39 51,63 11 76 77 1,14 27,39 51,63 76 A1 A13 1.3" 55 33 88 75,62 50,38 26,13 13,26 38,50 62,75 N13 N1 88 1.3" 0.180" 13,26 38,50 62,75 88 Bottom-Base B N 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17
|
Original
|
PA-PGA88-02
|
PDF
|
MB87030
Abstract: sdb01 SDB03
Text: FUJITSU SCSI PROTOCOL CONTROLLER MB87030 A p ril 1986 E d itio n 1.0 DESCRIPTION The MB87030 SCSI Protocol C ontroller SPC is a CMOS LSI c ircuit specifically designed to control a Small C om puter Systems Interlace (SCSI). The SPC can serve as either an Initiator or Target fo r the SCSI; thus, it can be used as an I/O
|
OCR Scan
|
MB87030
MB87030
88-Lead
PGA-88C-A01
sdb01
SDB03
|
PDF
|
PGA089-C-S12U-2
Abstract: 88PIN
Text: PIN GRID ARRAY PACKAGE 88 PIN CERAMIC PGA-88C-A02 EIAJ code : ∗PGA089-C-S12U-2 88-pin ceramic PGA Number of pins 89 pins includes extra index pin Lead pitch 100mil Pin matrix 12 Sealing method Metal seal (PGA-88C-A02) 88-pin ceramic PGA (PGA-88C-A02) 0.46 +– 0.18
|
Original
|
PGA-88C-A02
PGA089-C-S12U-2
100mil
88-pin
PGA-88C-A02)
R88006SC-3-2
PGA089-C-S12U-2
88PIN
|
PDF
|
Untitled
Abstract: No abstract text available
Text: FU JITSU UHB SERIES 1.5p CMOS GATE ARRAYS MB62XXXX MB60XXXX Septem ber 1988 Edition 1.1 DESCRIPTION The UHB series o f 1 .5-m icron CMOS gate arrays Is a highly Integrated low -pow er, ultra high-speed product fam ily th a t derives its enhanced perform ance and increased user flexibility fro m the use of a system -proven, dual-colum n gate s tru ctu re and 2-layer
|
OCR Scan
|
MB62XXXX
MB60XXXX
FPT-160PM01)
40-LEAD
DIP-40P-M01)
54JTYP
40006S-1C
|
PDF
|
B634X
Abstract: lu1414 Standard TTL AOI Dual 2-Wide 2-Input LU18 c17b2 H8E0
Text: FUJITSU MICROELECTRONICS 31E I El 3 7 i n 7 ba ÜG13>435 b B F M 0 T - n - l - D January 1990 Edition 1.1 P R O D U C T PR OFILE AU Series CMOS Gate Arrays DESCRIPTION Tha AU series of 1 .2 |im CMOS gate arrays, available in eight device types with from 1 0 K to 100K gates, achieves the ultra fast
|
OCR Scan
|
|
PDF
|
SDB03
Abstract: SDB02 HDB03 SDB04 MB87030
Text: December 1989 Edition 1.0 FUJITSU : ADVANCE INFORMATION • MB87035 SCSI PROTOCOL CONTROLLER Description The MB87035 is an enhanced version of Fujitsu’s MB87030/31 SCSI protocol controller. The MB87035 is pin for pin and register compatible with the MB87030/31
|
OCR Scan
|
MB87035
MB87030/31
MB87030
MB87031
28-bit
SDB03
SDB02
HDB03
SDB04
|
PDF
|
t2d 64
Abstract: lu1414 fdn 156 MB631XXX LU18 mb633
Text: January 1990 Edition 1.1 FUJITSU PRODUCT PROFILE AU Series CMOS Gate Arrays DESCRIPTION The AU series of 1.2 Jim CMOS gate arrays, available in eight device types with from 10K to 100K gates, achieves the ultra fast speed of 0.6 ns per gate. Thanks to the channel-free structure of the AU gate array, AU basic cells can be used for logic cells,
|
OCR Scan
|
|
PDF
|
fujitsu DIP-42
Abstract: FPT-80 BC800 FPT-64
Text: FUJ I TS U M I C R O E L E C T R O N I C S 31E D El 374^7^2 0ai45b4 0 HFfll ECL and BiCMOS ASIC T-42-11-15 BC BiCMOS Gate Array Device Description Max. Number of :/ Signal Pins v Cell 2 Propagation Delay Device Name Complexity1 BC400 430 gates 52 BC800 812 gates
|
OCR Scan
|
0ai45b4
T-42-11-15
BC400
BC800
BC1200
BC2000
DIP-22
DIP-24
DIP-28
DIP-40
fujitsu DIP-42
FPT-80
BC800
FPT-64
|
PDF
|
SMD MARKING CODE 071 A01
Abstract: smd code 38P LGA 1155 PIN diagram MARKING CODE SMD IC A08 L QUAD Aluminum nitride smd marking m05 LGA 1155 Socket PIN diagram pitch 0.4 QFP 256p marking code smd fujitsu Texas Instruments epoxy Sumitomo
Text: To Top Contents Safety Precautions 1 Introduction to Packages 1.1 Overview 1.2 Package Lineup 1.3 Package Forms 1.4 Package Structures 1.5 How Package Dimensions Are Indicated 1.6 Package Codes 1.7 Marking 1.8 Future Trends in Packages 2 Package Mounting Methods
|
Original
|
LCC-26P-M09
LCC-28P-M04
LCC-28P-M05
LCC-28P-M06
LCC-28P-M07
LCC-28C-A04
LCC-32P-M03
LCC-40P-M01
LCC-42P-M01
SMD MARKING CODE 071 A01
smd code 38P
LGA 1155 PIN diagram
MARKING CODE SMD IC A08
L QUAD Aluminum nitride
smd marking m05
LGA 1155 Socket PIN diagram
pitch 0.4 QFP 256p
marking code smd fujitsu
Texas Instruments epoxy Sumitomo
|
PDF
|
TRANSISTOR PHL 641
Abstract: MAX1987 2 Input NAND Schmitt Trigger with Open Drain Outp mb62xxxx transistor 1PN M0623 transistor H6C LCC-48C-A01 BO 180 gq102b7
Text: s ? CO LU • • Œ S ü j u c/> » I S £ œ Dü< i I CO ÜJ o sen • • ú 1= S -a s s e s s s 9 s 3 <*- a2 *1 • i » I I 1 I ! i ! I i 1 1 se 1 § § i 1 § 1 1 5 2 • i D x i83 I I 03 CD X X 3 X 5 i i S 1 ó 1 1 « 5 ó 3 8 •- »- MB62XXXX MBSOxxxx
|
OCR Scan
|
MB62XXXX
MB60XXXX
FPT-160P-M01)
F160001S-2C
40-LEAD
DIP-40P-M01)
090i2
291MAX
100I2
D4000SS-JC
TRANSISTOR PHL 641
MAX1987
2 Input NAND Schmitt Trigger with Open Drain Outp
transistor 1PN
M0623
transistor H6C
LCC-48C-A01
BO 180
gq102b7
|
PDF
|
LGA 1156 PIN OUT diagram
Abstract: QSJ-44403 LGA 1150 Socket PIN diagram LGA 1155 Socket PIN diagram IC107-26035-20-G LGA 1151 PIN diagram REFLOW lga socket 1155 IC107-3204-G TB 2929 H alternative LGA 1155 pin diagram
Text: DIP8-P-300-2.54 5 Package material Lead frame material Pin treatment Package weight g Rev. No./Last Revised Epoxy resin 42 alloy Solder plating (≥5µm) 0.46 TYP. 2/Dec. 11, 1996 DIP14-P-300-2.54 5 Package material Lead frame material Pin treatment Package weight (g)
|
Original
|
DIP8-P-300-2
DIP14-P-300-2
DIP16-P-300-2
DIP18-P-300-2
MIL-M-38510
MIL-STD-883
LGA 1156 PIN OUT diagram
QSJ-44403
LGA 1150 Socket PIN diagram
LGA 1155 Socket PIN diagram
IC107-26035-20-G
LGA 1151 PIN diagram
REFLOW lga socket 1155
IC107-3204-G
TB 2929 H alternative
LGA 1155 pin diagram
|
PDF
|
SD531
Abstract: No abstract text available
Text: APR 2 1993 cP July 1990 Edition 3.0 datasheet FUJITSU : MB 768 IBM INTERFACE LINE DRIVER/RECEIVER IBM INTERFACE LINE DRIVER/RECEIVER E C L o lB M 12 RECEIVER - 1 2 DRIVER CIRCUITS The Fujitsu MB768 is a level translatorto interface ECL level with IBM level. 12 driver-circuits
|
OCR Scan
|
MB768
88-pin
D-6000
PV0069-907A3
SD531
|
PDF
|
|
|
MBCG
Abstract: fujitsu mbcg CG21403 SC472 CG21303 cg212 0D134 MBCG2 CG21103 QFP-196
Text: FUJITSU MICROELECTRONICS 31E D n 3 7 M cJ7bS 001345S i QFfll January 1990 Edition 1.1 FUJITSU PRODUCT PROFILE CG21 Series 0.8-micron CMOS Gate Arrays DESCRIPTION T h e C G 21 se rie s o f 0 .8 n m C M O S g a te arra y s are c u rre n tly a va ila b le in liv e d e v ic e ty p e s w ith fro m 3 0 K to 10 0 K g a te s . T h re e m ore
|
OCR Scan
|
001345S
MBCG
fujitsu mbcg
CG21403
SC472
CG21303
cg212
0D134
MBCG2
CG21103
QFP-196
|
PDF
|
DIP-18P-M02
Abstract: MB87024 MB8795B 8795B FPT-80P-M01 MB86950
Text: FUJITSU MICROELECTRONICS 53E D • 3 7 4 c 7bE D 0 1 2 Ö 4 0 T M ~ [~ -ys~-of FU JITSU ASSP Ili DTS/LAN/TELEPHONE Compandor Compando r Section Device Number M B 3120 Function Compandor Supply Current mA) Supply Voltage (V) Package Alternate Source < -8 0 d B m
|
OCR Scan
|
FPT-16P-M02
ZIP-17P-M01
MB502A
DIP-24C-C01
8795B
B87004
B87024
DIP-18P-M02
FPT-20P-M02
MB87024
MB8795B
FPT-80P-M01
MB86950
|
PDF
|
425M
Abstract: DIP18 DIP20 DIP28 DIP32 DIP40 SOJ28-P-400-1 PGA wire bonding IPGA400-C-S33U-1 PGA240
Text: 2. 外形寸法図 2. 外形寸法図 2 2-1. パッケージ外形寸法 - 2 2-1-1. パッケージ寸法表示記号 - 2 2-1-2. リード位置許容値について - 3
|
Original
|
P-LFBGA144-1313-0
P-BGA256-2727-1
P-BGA352-3535-1
P-BGA420-3535-1
P-BGA560-3535-1
P-TFLGA32-0806-0
425M
DIP18
DIP20
DIP28
DIP32
DIP40
SOJ28-P-400-1
PGA wire bonding
IPGA400-C-S33U-1
PGA240
|
PDF
|
MB89352
Abstract: BUS49 mb87033
Text: Chapter 3 FUJITSU'S FAMILY OF SCSI PROTOCOL CONTROLLERS Fu jitsu 's first SC SI Protocol C ontroller SPC w as introduced to the m arketplace in 1985, only three years after the form ation o f the A N SI su bcom m ittee. The first m em ber (core) o f Fu jitsu 's SPC w as the M B87030* that w as developed to fill the need o f every
|
OCR Scan
|
B87030*
SDIP-64P
QFP-64P
MB89352
24-bit
DIP-48P
QFP-48P
MB89352
BUS49
mb87033
|
PDF
|
LTG DVI
Abstract: No abstract text available
Text: MB87035/36 SCSI Protocol Controller SPC for use with Differential or Single-end Drivers E dition 1.0 S e p te m b e r 1989 GENERAL DESCRIPTION T he M B 87 03 5/36 S C SI P rotocol C o ntroller (SPC) is a C M O S LSI circu it sp e cifica lly d e sig ned to control
|
OCR Scan
|
MB87035/36
28-bit
LTG DVI
|
PDF
|
DC-PLCC
Abstract: PGA124
Text: 1 PIN1 PLCC A1 0.050" 1.400" 1.150" DC-PLCC/PGA1240-01 1993 I E 1.400" 0.123" 0.250" 0.018" Dia. Typ. 0.100" Substrate: FR4/G10, 0.0625"±0.007" thick. Pins: Shell material - Brass Alloy 360, 1/2H ; Shell finish - 10µ" Gold over 100/150µ" Nickel. Contact material - Beryllium Copper Alloy 172, HT; Contact finish - 10µ" Gold over 100 µ" Nickel
|
Original
|
DC-PLCC/PGA1240-01
FR4/G10,
DC-PLCC/PGA-8838-01
DC-PLCC/PGA-8838-01
Date11/24/93
DC-PLCC
PGA124
|
PDF
|
fujitsu cg10
Abstract: transistor H6C cg10572 CG10692 CG10492 CG10272 DIP-48P-MOI SQFP64 LCC64 CG10342
Text: cP FUJITSU May 1990 Edition 1.0 _ PRODUCT PROFILE - CG 10 Series 0.8-micron CMOS Gate Arrays DESCRIPTION The CG10 series of 0.8-m icron CMOS gate arrays is a highly integrated low-power, ultra high-speed product fam ily that derives its enhanced performance and increased user flexibility from the use of a system-proven, dual-colum n gate structure and 2-layer
|
OCR Scan
|
208C-A02
208-LEAD
PGA-208C-A02)
9999999999999i
fujitsu cg10
transistor H6C
cg10572
CG10692
CG10492
CG10272
DIP-48P-MOI
SQFP64
LCC64
CG10342
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PIN GRID ARRAY PACKAGE FUJITSU SEMICONDUCTOR DATA SHEET 88 PIN CERAMIC PGA-88C-A06 EIAJ code : HPGA089-C-S12D-2 88-pin ceramic PGA Number of pins 89 pins includes extra index pin Lead pitch 100 mil Pin matrix 12 Sealing method Metal seal (PGA-88C-A06) 88-pin ceramic PGA
|
Original
|
PGA-88C-A06
HPGA089-C-S12D-2
88-pin
PGA-88C-A06)
R88010SC-4-2
|
PDF
|
Untitled
Abstract: No abstract text available
Text: DIGITAL SIGNAL PROCESSOR FU JITSU MB 87064 March 1987 Edition 1.0 D IG IT A L S IG N A L P R O C E S S O R The Fujitsu MB 87064 Is a general-purpose LSI silicon gate Digital Signal Processor DSP . The device Is fabricated In low-power CMOS and features a
|
OCR Scan
|
42-pin
P23-P0.
42-LEA
|
PDF
|
Untitled
Abstract: No abstract text available
Text: F U J IT S U SCSI PROTOCOL CONTROLLER MB87030 A p ril 1986 E d itio n 1.0 DESCRIPTION The MB87030 SCSI Protocol C ontroller SPC isaC M O S LSI c ircu it specifically designed to c ontrol a Small C om puter Systems Interface (SCSI). The SPC can serve as either an Initiator or Target fo r the SCSI; thus, it can be used as an I/O
|
OCR Scan
|
MB87030
MB87030
88-Lead
PGA-88C-A01
|
PDF
|
