PC3D00 Search Results
PC3D00 Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
H35AD51S
Abstract: Digital Comparator for flash ADC
|
Original |
H35AD51S H35AD51S 70MHz 130mW 64Thermal Digital Comparator for flash ADC | |
H35AD41S
Abstract: 3bit flash adc adc 16 spec. sheet
|
Original |
H35AD41S H35AD41S 10-bit 10MHz 3bit flash adc adc 16 spec. sheet | |
Contextual Info: M35AD41S Data Sheet 1. General Description The M35AD41S is a 10-bit CMOS 0.35㎛, 2-poly, 3-metal Analogto-Digital converter (ADC) for industry. This ADC cell adopts algorithmic method which makes implementation able simply. 2. Features • Power supply: 3.3V |
Original |
M35AD41S M35AD41S 10-bit 10MHz | |
Contextual Info: H35AD33S Data Sheet 1. General Description H35AD33S is a CMOS 0.35㎛, 1-poly, 3-metal 10-bit successive -approximation ADC( analog-to-digital converter ) which has high speed, low power consumption. The ADC has multiplexed 8 input channels. The serial output is configured to interface with standard shift registers. The differential |
Original |
H35AD33S H35AD33S 10-bit 500KHz | |
Contextual Info: H35DA22S Data Sheet 1. General Description The H35DA22S is a 10-bit CMOS 0.35㎛, 2-poly, 2-metal Digital-to-Analog converter (DAC) for industry. This DAC cell adapts resistor string method which enables simple implementation. This DAC offers low speed (1 MHz), low power consumption. |
Original |
H35DA22S 10-bit H35DA22S) PC3D00 H35DA22S | |
PLL2002Contextual Info: H35PL13S Data Sheet 1. General Description The 150MHz band clock synthesizer H35PL13S is a 3.3V CMOS(0.35µm, 1-poly, 3metal) analog phase locked loop (PLL) clock generator for on-chip applications. H35PL13S has 20MHz ~ 150MHz output range. The PLL is designed to multiply input |
Original |
H35PL13S 150MHz H35PL13S) 20MHz 100MHz 40MHz 300MHz 200usec PLL2002 | |
Contextual Info: H35AD32S Data Sheet 1. General Description H35AD32S is a 10-bit CMOS 0.35㎛, 1-poly, 3-metal successive -approximation analog-to-digital converter which has high speed, low power consumption. The ADC has multiplexed 8 input channels. The serial output is configured to interface with standard shift registers. The differential |
Original |
H35AD32S 10-bit 10bits 500KHz H35AD32S | |
BUFFER ANALOGContextual Info: H35PL13S Data Sheet 1. General Description The 150MHz band clock synthesizer H35PL13S is a 3.3V CMOS(0.35µm, 1-poly, 3metal) analog phase locked loop (PLL) clock generator for on-chip applications. H35PL13S has 20MHz ~ 150MHz output range. The PLL is designed to multiply input |
Original |
H35PL13S 150MHz H35PL13S) 20MHz 100MHz 40MHz 300MHz BUFFER ANALOG | |
123k
Abstract: MagnaChip Semiconductor DAC "current cell" PC3D00
|
Original |
M35DA12S M35DA12S 10-bit, 100mW M35DA12S) PC3D00 PC3D00) 123k MagnaChip Semiconductor DAC "current cell" | |
MagnaChip Semiconductor
Abstract: MAGNACHIP
|
Original |
M35AD51S M35AD51S 70MHz 130mW 64Thermal MagnaChip Semiconductor MAGNACHIP | |
Contextual Info: H18GAD32S Data Sheet Preliminary 1. General description H18GAD32S is a CMOS 0.18㎛, 1-poly, 3-metal 10-bit successive –approximation ADC(analog-to- digital converter ) which has high speed, low power consumption. The ADC has multiplexed eight input channels. |
Original |
H18GAD32S 10-bit H18GAD32S | |
PLL2002
Abstract: H35PL13S PLL 100Mhz the pll 2002
|
Original |
H35PL13S 150MHz H35PL13S) H35PL13S 20MHz150MHz 100MHz 40MHz 300MHz 200usec 500ps PLL2002 PLL 100Mhz the pll 2002 | |
Circuit for Analog Clock
Abstract: digital clock circuit diagram TD2002 PC3D00 H35DA11S DAC "current cell" "Digital to Analog converter" current cell
|
Original |
H35DA11S H35DA11S 10-bit, 300mW H35DA11S) PC3D00 PC3D00) Circuit for Analog Clock digital clock circuit diagram TD2002 DAC "current cell" "Digital to Analog converter" current cell | |
digital clock circuit diagram
Abstract: H35AD11S 7497 bit rate ladder diagram for encoder
|
Original |
H35AD11S H35AD11S 20Msps) 20Msps 100mW digital clock circuit diagram 7497 bit rate ladder diagram for encoder | |
|
|||
4 DDContextual Info: M35DA22S Data Sheet 1. General Description The M35DA22S is a 10-bit CMOS 0.35㎛, 2-poly, 2-metal Digital-to-Analog converter (DAC) for industry. This DAC cell adapts resistor string method which enables simple implementation. This DAC offers low speed (1MHz), low power |
Original |
M35DA22S M35DA22S 10-bit 10bits M35DA22S) PC3D00 4 DD | |
MAGNACHIP
Abstract: MagnaChip Semiconductor digital metal detector 100uH inductor nd02d4 RESERVED77
|
Original |
M35PL12S M35PL12S 200ps 50MHz 100uH PC3D00 100um 500um MAGNACHIP MagnaChip Semiconductor digital metal detector 100uH inductor nd02d4 RESERVED77 | |
COMPARATOR 2 BITSContextual Info: H35AD33S Data Sheet 1. General Description H35AD33S is a CMOS 0.35㎛, 1-poly, 3-metal 10-bit successive -approximation ADC( analog-to-digital converter ) which has high speed, low power consumption. The ADC has multiplexed 8 input channels. The serial output is configured to interface with standard shift registers. The differential |
Original |
H35AD33S 10-bit 500KHz H35AD33S COMPARATOR 2 BITS | |
PC3D00Contextual Info: H35DA12S Data Sheet 1. General Description H35DA12S is a high speed 10-bit, 1-channel CMOS 0.35㎛, 1-poly, 3-metal DAC (Digital-to-Analog converter) which has a high stable voltage reference. Using highly accurate current cell, the non-linearity error and glitch is decreased. This DAC is used for video signal |
Original |
H35DA12S 10-bit, 100mW H35DA12S) PC3D00 PC3D00) | |
PC3D00Contextual Info: M35PL11S Data Sheet 1. General Description The 200MHz Band Clock Synthesizer M35PL11S is a 3.3V CMOS(0.35㎛, 1-poly, 3-metal) Analog Phase Locked loop (PLL) clock generator for an on-chip application. M35PL11S has 80MHz to 250MHz output range. And The PLL is designed to multiply input frequency simply |
Original |
M35PL11S 200MHz M35PL11S) M35PL11S 80MHz 250MHz 300kHz 50MHz 80MHz 250MHz PC3D00 | |
3dd4Contextual Info: H35DA21S Data Sheet 1. General Description The H35DA21S is an 8-bit, 2 channels CMOS 0.35㎛, 1-poly, 2-metal Digital-to-Analog converter (DAC) for industry. This DAC cell adapts resistor string method which enables simple implementation. This DAC offers low speed (50KHz), low power consumption. |
Original |
H35DA21S 50KHz) 50KHz H35DA21S) PC3D00 H35DA21S 3dd4 | |
Contextual Info: H35DA11S Data Sheet 1. General Description H35DA11S is a high speed 10-bit, 3 channels CMOS 0.35㎛, 1-poly, 3-metal DAC (Digital-to-Analog converter) which has a high stable voltage reference. Using highly accurate current cell, the non-linearity error and glitch is decreased. This DAC is used for video signal |
Original |
H35DA11S 10-bit, 300mW H35DA11S) PC3D00 PC3D00) | |
HYNIX
Abstract: Hynix Semiconductor 100uH inductor PLL2002 H35PL12S the pll 2002
|
Original |
H35PL12S H35PL12S 200ps 50MHz 100uH PC3D00 100um 500um HYNIX Hynix Semiconductor 100uH inductor PLL2002 the pll 2002 | |
5.1 channel converter circuit diagram
Abstract: Mux 8x1 H35AD32S mux 8x1 cmos digital comparator circuit diagram 6AN7 PC3D00
|
Original |
H35AD32S H35AD32S 10-bit 10bits 500KHz 5.1 channel converter circuit diagram Mux 8x1 mux 8x1 cmos digital comparator circuit diagram 6AN7 PC3D00 | |
7497 bit rate
Abstract: digital clock circuit diagram circuitry interleaving
|
Original |
M35AD11S M35AD11S 20Msps) 20Msps 100mW 7497 bit rate digital clock circuit diagram circuitry interleaving |