nmea 0183 buffer
Abstract: nrzi Decoder nrzi GMSK nmea buffer GMSK AIS nmea NMEA-0183 nrzi HDLC GMSK applications
Text: RXDATA UART Detector Buffer TXDATA Receive Functions BURSTDET NMEA 0183 Arbiter and Formatter RX1FB RX1N GMSK Decoder NRZI Decoder HDLC Decoder Buffer GMSK Decoder NRZI Decoder HDLC Decoder Buffer Rx1 GMSK AIS Input 1 VBIAS Mux RX2FB RX2N VBIAS Rx2 GMSK AIS
|
Original
|
7032/7042FI-2
nmea 0183 buffer
nrzi Decoder
nrzi
GMSK
nmea buffer
GMSK AIS
nmea
NMEA-0183
nrzi HDLC
GMSK applications
|
PDF
|
GMSK AIS
Abstract: GMSK nrzi CMX7032 hdlc
Text: Mod 1 O/P Transmit Functions Tx GMSK AIS HDLC encode Buffer NRZI encode Mod 2 O/P GMSK encode Receive functions RX1 in GMSK decode NRZI decode HDLC decode Buffer Rx1 GMSK AIS Buffer FSK- DSC Buffer Rx2 GMSK AIS Input 1 VBIAS FSK decode RX2 in mux GMSK decode
|
Original
|
CMX7032
CMX7032
7032/7042FI-12
GMSK AIS
GMSK
nrzi
hdlc
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SL2002 * DUAL CHANNEL NRZI ENCODER / DECODER ^PRELIMINARY PIN CONFIGURATION FEATURES • ■ ■ ■ ■ ■ ■ ■ ■ Two independent Digital Phase Lock Loop circuits Two independent Full Duplex channels NRZI Encoder/Decoder DPLL runs off 16x clock Crystal o rT T L clock inputs for DPLL
|
OCR Scan
|
SL2002
16xCLK-OUT
4160-B
|
PDF
|
8273 dma controller
Abstract: Intel 8080 interface Intel 8080 CPU Diagram intel 8085 clock 8085 intel SDLC PROTOCOL intel 8273 8273
Text: in te 1 8273 PROGRAMMABLE HDLC/SDLC PROTOCOL CONTROLLER CCITT X.25 Compatible Programmable NRZI Encode/Decode HDLC/SDLC Compatible Two Programmable Modem Control Ports Full Duplex, Half Duplex, or Loop SDLC Operation Digital Phase Locked Loop Clock Recovery
|
OCR Scan
|
21047M
8273 dma controller
Intel 8080 interface
Intel 8080 CPU Diagram
intel 8085 clock
8085 intel
SDLC PROTOCOL
intel 8273
8273
|
PDF
|
8086 8257 DMA controller interfacing
Abstract: interfacing of 8257 with 8086 IC KD 2107 6 PIN 8257 DMA controller intel DMA controller Unit for 80186 8273 dma controller interfacing of 8257 devices with 8085 i8273
Text: in te i 8273 PROGRAMMABLE HDLC/SDLC PROTOCOL CONTROLLER CCITT X.25 Compatible Programmable NRZI Encode/Decode HDLC/SDLC Compatible Two Programmable Modem Control Ports Full Duplex, Half Duplex, or Loop SDLC Operation Digital Phase Locked Loop Clock Recovery
|
OCR Scan
|
|
PDF
|
nrzi to nrz circuit diagram
Abstract: SL2002 Logicstar
Text: SL2002*. DUAL CHANNEL NRZI ENCODER / DECODER J Ü É 3L1M IN A R Y FEATURES PIN CONFIGURATION • Two in d e p e n d e n t D ig ita l Phase Lock Loop c irc u its ■ Two in d ep e nd e nt Full D uplex channels ■ NRZI E n c o d e r/D e co d e r ■ D PLL runs o ff 16x clo ck
|
OCR Scan
|
SL2002*
16xCLK-OUT
16x-CLK
4160-B
nrzi to nrz circuit diagram
SL2002
Logicstar
|
PDF
|
8086 8257 DMA controller interfacing
Abstract: interfacing of 8257 with 8086 intel 8257 interrupt controller GA27-3093 Intel 8257 intel d 8273 intel 8273 8273 dma controller 8086 8257 DMA controller MCS-80
Text: in te i 8273 PROGRAMMABLE HDLC/SDLC PROTOCOL CONTROLLER CCITT X.25 Compatible Programmable NRZI Encode/Decode HDLC/SDLC Compatible Two Programmable Modem Control Ports Full Duplex, Half Duplex, or Loop SDLC Operation Digital Phase Locked Loop Clock Recovery
|
OCR Scan
|
|
PDF
|
nrz to nrzi decoder
Abstract: 80C152 IN SDLC PROTOCOL IN SDLC PROTOCOL core Transmit Custom Diode
Text: Based on Intel’s 80C152 Global Serial Channel Flexible addressing schemes SDLC Single and double byte address recognition Controller Core Address filtering allowing multicast and broadcast addresses 16-bit CCITT or 32-bit frame check sequence NRZ or NRZI data encoding
|
Original
|
80C152
16-bit
32-bit
8XC152
nrz to nrzi decoder
IN SDLC PROTOCOL
IN SDLC PROTOCOL core
Transmit Custom Diode
|
PDF
|
Intel 8080 CPU Diagram
Abstract: intel 8273 IBM 8080 Intel 8080 block Diagram intel 8085 a hdlc sdlc chip intel 8080 architecture intel 8085 MCS intel 8080 MCS intel 8085 clock
Text: in le l 8273 PROGRAMMABLE HDLC/SDLC PROTOCOL CONTROLLER CCITT X.25 Compatible Programmable NRZI Encode/Decode HDLC/SDLC Compatible Two Programmable Modem Control Ports Full Duplex, Half Duplex, or Loop SDLC Operation Up to 64K Baud Synchronous Transfers Automatic FCS CRC Generation and
|
OCR Scan
|
|
PDF
|
8086 8257 DMA controller interfacing
Abstract: interfacing of 8257 with 8086 8273 dma controller interfacing of 8257 devices with 8085 8086 8257 DMA controller intel 8257 intel 8080 architecture intel 8273 GA27-3093 8228 DI
Text: in t e i 8273, 8273-4, 8273-8 PROGRAMMABLE HDLC/SDLC PROTOCOL CONTROLLER • CCITT X.25 Compatible ■ Programmable NRZI Encode/Decode ■ HDLC/SDLC Compatible ■ Two User Programmable Modem Control Ports ■ Full Duplex, Half Duplex, or Loop SDLC Operation
|
OCR Scan
|
150pF
AFN-00743B
AFN-00743B
8086 8257 DMA controller interfacing
interfacing of 8257 with 8086
8273 dma controller
interfacing of 8257 devices with 8085
8086 8257 DMA controller
intel 8257
intel 8080 architecture
intel 8273
GA27-3093
8228 DI
|
PDF
|
IN SDLC PROTOCOL
Abstract: 80C152
Text: Based on Intel’s 80C152 Global Serial Channel SDLC Controller Core Flexible addressing schemes Single and double byte address recognition Address filtering allowing multicast and broadcast addresses 16-bit CCITT or 32-bit frame check sequence NRZ or NRZI data encoding
|
Original
|
80C152
16-bit
32-bit
8XC152
IN SDLC PROTOCOL
|
PDF
|
nrzi
Abstract: SGS-Thomson nrzi HDLC MK5025 AN49-2
Text: APPLICATION NOTE MK5025 NRZ TO NRZI CONVERSION The SGS-Thomson MK5025 link level controller is a versatile device providing complete link level data communication control conforming to the 1984 version of CCITT X.25. The MK5035 also supports X.32 and X.75 as well as single channel
|
Original
|
MK5025
MK5025
MK5035
nrzi
SGS-Thomson
nrzi HDLC
AN49-2
|
PDF
|
nrzi
Abstract: RX-2 -G CMX910 fsk ENCODER nrzi Decoder FSK modulator circuit hdlc GF decoder
Text: Multiplexed Auxiliary ADC Inputs Auxiliary DAC Outputs 5-Input MUX Aux ADC Chip-Select Σ−∆ DAC I Rx1 Q Σ−∆ ADC I Rx 2 Q Σ−∆ ADC Σ−∆ ADC Σ−∆ ADC Q HDLC/ NRZI Encoder Message Buffer AIS Raw or FSK I Q Level Tracking I Level Tracking
|
Original
|
10-bit
nrzi
RX-2 -G
CMX910
fsk ENCODER
nrzi Decoder
FSK modulator circuit
hdlc
GF decoder
|
PDF
|
82530
Abstract: 82530 SCC intel 82350 CRC-16 RR15 WR10 82350 RXDB13
Text: in t e i, 8 2 5 3 0 / 8 2 5 3 0 - 6 SERIAL COMMUNICATIONS CONTROLLER SCC • Two Independent Full Duplex Serial Channels ■ On Chip Crystal Oscillator, Baud-Rate Generator and Digital Phase Locked Loop for Each Channel ■ Programmable for NRZ, NRZI or FM
|
OCR Scan
|
|
PDF
|
|
|
AMD FM1
Abstract: SDLC nrzi HDLC AC60 AM85C30 hdlc IN SDLC PROTOCOL 00FF MC68360 nrzi
Text: Implementing SDLC on the Am186 CC or Am186CH Microcontroller Application Note by Erwin Han SDLC is a layer 2 communication protocol similar to the HDLC protocol. The Am186™CC and Am186CH microcontrollers support SDLC bit manipulation via their address match and address
|
Original
|
Am186TMCC
Am186CH
AMD FM1
SDLC
nrzi HDLC
AC60
AM85C30
hdlc
IN SDLC PROTOCOL
00FF
MC68360
nrzi
|
PDF
|
intel 8273
Abstract: interfacing of 8257 with 8086 8086 8257 DMA controller interfacing interfacing of 8257 devices with 8085 8273 dma controller GA27-3093 8273 disk controller 8086 8257 DMA controller 8257 DMA controller intel 8257 interrupt controller
Text: in te i 8273 PROGRAMMABLE HDLC/SDLC PROTOCOL CONTROLLER CCITT X.25 Compatible HDLC/SDLC Compatible Full Duplex, Half Duplex, or Loop SDLC Operation Up to 64K Baud Synchronous Transfers Automatic FCS CRC Generation and Checking Up to 9.6K Baud with On-Board Phase
|
OCR Scan
|
|
PDF
|
RFC1662
Abstract: RFC-1662 iso 3309 SCD240110QCM CD2401 intel DMA controller scd243110qcd hdlc IN SDLC PROTOCOL CD2231
Text: product brief Intel WAN Controllers Product Highlights • Multi-protocol support: async, sync HDLC/SDLC high-level data link control/ synchronous data link control ■ On-chip 32-bit address, 16-bit data, doublebuffered DMA controller for each transmitter
|
Original
|
32-bit
16-bit
CD2231,
CD2401,
CD2431,
CD2481
USA/0501/
K/IL10740C
RFC1662
RFC-1662
iso 3309
SCD240110QCM
CD2401
intel DMA controller
scd243110qcd
hdlc
IN SDLC PROTOCOL
CD2231
|
PDF
|
VL1935-13PC
Abstract: No abstract text available
Text: V L S I Tech nology , in c . VL1935 SYNCHRONOUS DATA LINE CONTROLLER FEATURES • HDLC, SDLC, ADCCP and CCITT X.25 Compatible • Global Address Recognition • SDLC Loop Data Link Capability • Extendable Control Field • Full or Half Duplex Operation • Automatic Zero Insertion and Deletion
|
OCR Scan
|
VL1935
WD1935
VL7C312A,
VL1935
VL1935-13PC
|
PDF
|
Bi-phase-L Coding
Abstract: CRC16 D555 MPC821 manchester differential
Text: Communication Processor Module 16.14 SERIAL COMMUNICATION CONTROLLERS The following is a list of the SCCs’ important features: • Implements HDLC/SDLC, HDLC bus, asynchronous HDLC, BISYNC, synchronous start/stop, asynchronous start/stop UART , AppleTalk/LocalTalk, and totally
|
Original
|
10-Mbps
MPC821
Bi-phase-L Coding
CRC16
D555
manchester differential
|
PDF
|
Z8523010VSC
Abstract: nrzi modem Z8523008PSC Z8023010PSC Z8523020PSC CRC-16 Z16C35 Z8030 Z80C30 Z8530
Text: Z80230/Z85230 ESCCTM-ENHANCED SERIAL COMMUNICATION CONTROLLERS PB000400-SCC0399 PRODUCT BLOCK DIAGRAM • SDLC/HDLC Capabilities: – Automatic zero insertion and detection Modem Logic CRC Transmit BRG Logic FIFO DPLL Receive Logic FIFO Transmit DPLL Logic
|
Original
|
Z80230/Z85230
PB000400-SCC0399
Z80230/Z85230)
16-bit
The3016VSC
16MHz
44-Pin
Z8523008PSC
40-Pin
Z8523008VSC
Z8523010VSC
nrzi modem
Z8523008PSC
Z8023010PSC
Z8523020PSC
CRC-16
Z16C35
Z8030
Z80C30
Z8530
|
PDF
|
Z8523010
Abstract: Z8523010VSC zilog SCC sdlc software Z16C32
Text: Z i L O G Totally Logical PBQQÜ4QÖ-SCCÖ399 SDLC/HDLC Capabilities: - Automatic zero insertion and detection Modem Logic CRC FIFO Transmit Logic BRG DPLL FIFO Transmit DPLL Logic CRC BRG - Automatic flag insertion between messages Receive Logic Receive Logic
|
OCR Scan
|
Z8030/Z8530
Z80C30/Z85C30
18600ZCÖ
40-Pin
44-Pin
10MHz
16MHz
Z8523010
Z8523010VSC
zilog SCC sdlc software
Z16C32
|
PDF
|
vhf fsk modem ic
Abstract: cmx910 vhf fsk modem CMX910L9 plc modem using fsk EV9100 2248 2249 GMSK AIS vhf fsk modulator CMX910Q1
Text: CML Microcircuits COMMUNICATION SEMICONDUCTORS CMX910 AIS Baseband Processor IC . . . . . . for Class A and Class B Automatic Identification System Transponders and Receivers INN/910/1 www.cmlmicro.com Radio AIS • Class A • Class B I and Q Tx: I/Q upconverter
|
Original
|
CMX910
INN/910/1
FX/MX604)
CMX910
vhf fsk modem ic
vhf fsk modem
CMX910L9
plc modem using fsk
EV9100
2248 2249
GMSK AIS
vhf fsk modulator
CMX910Q1
|
PDF
|
AIS marine receiver
Abstract: vhf gmsk receiver SOTDMA cmx910 gmsk demodulator CMX7032 CMX7042 GMSK AIS AIS vhf gmsk LOG RX-2
Text: Marine AIS Processor ICs CML Microcircuits AIS-Dedicated Processors for Maritime Safety COMMUNICATION SEMICONDUCTORS . . . . . . for I and Q Digital and Limiter-Discriminator (Analogue) Based Systems INN/AIS/4 www.cmlmicro.com CML AIS Products With the high integration on-chip of AIS-specific functions and wide-ranging data-signal processing capabilities, these three dedicated AIS IC products
|
Original
|
|
PDF
|
MC6854P
Abstract: MC6854 MC68B54P MC68B54S MC68A54P MC68B54 MC68A54S MC6854CP
Text: MOTOROLA SEMICONDUCTOR TECHNICAL DATA MC6854 Advanced Data-Link Controller ADLC The MC6854 ADLC perform s the complex MPU data com m unication link function fo r the "A d vanced Data C om m unication Control Procedure" (ADCCP), High-Level Data-Link Control (HDLC) and
|
OCR Scan
|
MC6854
MC6854
M6800
MC6854S
MC6854CS
MC68A54S
MC68A54CS
MC68B54S
MC6854P
MC6854CP
MC68B54P
MC68A54P
MC68B54
|
PDF
|
