Untitled
Abstract: No abstract text available
Text: 64Mb: x4, x8, x16 SDRAM Features SDR SDRAM MT48LC16M4A2 – 4 Meg x 4 x 4 Banks MT48LC8M8A2 – 2 Meg x 8 x 4 Banks MT48LC4M16A2 – 1 Meg x 16 x 4 Banks Features Options • PC100- and PC133-compliant • Fully synchronous; all signals registered on positive
|
Original
|
PDF
|
MT48LC16M4A2
MT48LC8M8A2
MT48LC4M16A2
PC100-
PC133-compliant
4096-cycle
09005aef80725c0b
x4x8x16
|
MT48LC16M4A2
Abstract: MT48LC16M4A2TG MT48LC4M16A2 MT48LC8M8A2 MT48LC8M8A2TG-75 TN-48-05 MT48LC4M16A2B41
Text: 64Mb: x4, x8, x16 SDRAM Features Synchronous DRAM MT48LC16M4A2 – 4 Meg x 4 x 4 banks MT48LC8M8A2 – 2 Meg x 8 x 4 banks MT48LC4M16A2 – 1 Meg x 16 x 4 banks For the latest data sheet, refer to Micron’s Web site: www.micron.com/sdram Features Options
|
Original
|
PDF
|
MT48LC16M4A2
MT48LC8M8A2
MT48LC4M16A2
PC100-
PC133-compliant
096-cycle
outpu208-368-3900
09005aef80725c0b/Source:
09005aef806fc13c
64MSDRAM
MT48LC16M4A2
MT48LC16M4A2TG
MT48LC4M16A2
MT48LC8M8A2
MT48LC8M8A2TG-75
TN-48-05
MT48LC4M16A2B41
|
PPAP submission requirement table
Abstract: No abstract text available
Text: Preliminary‡ 64Mb: x8, x16 SDRAM Features SDR SDRAM MT48LC8M8A2 – 2 Meg x 8 x 4 Banks MT48LC4M16A2 – 1 Meg x 16 x 4 Banks Features Options Marking • Configuration – 8 Meg x 8 2 Meg x 8 x 4 banks – 4 Meg x 16 (1 Meg x 16 x 4 banks) • Write recovery (tWR)
|
Original
|
PDF
|
MT48LC8M8A2
MT48LC4M16A2
PC100-
PC133-compliant
4096-cycle
09005aef80725c0b
64MSDRAM
09005aef84942e37
PPAP submission requirement table
|
MT48LC16M4A2
Abstract: MT48LC16M4A2TG MT48LC4M16A2 MT48LC8M8A2 MT48LC8M8A2TG-75 TN-48-05 mt48lc8m8
Text: 64Mb: x4, x8, x16 SDRAM Features Synchronous DRAM MT48LC16M4A2 – 4 Meg x 4 x 4 banks MT48LC8M8A2 – 2 Meg x 8 x 4 banks MT48LC4M16A2 – 1 Meg x 16 x 4 banks For the latest data sheet, refer to Micron’s Web site: www.micron.com/sdram Features Options
|
Original
|
PDF
|
MT48LC16M4A2
MT48LC8M8A2
MT48LC4M16A2
PC100-
PC133-compliant
096-cycle
re83707-0006,
09005aef80725c0b/Source:
09005aef806fc13c
64MSDRAM
MT48LC16M4A2
MT48LC16M4A2TG
MT48LC4M16A2
MT48LC8M8A2
MT48LC8M8A2TG-75
TN-48-05
mt48lc8m8
|
Untitled
Abstract: No abstract text available
Text: 64Mb: x4, x8, x16 SDRAM Features SDR SDRAM MT48LC16M4A2 – 4 Meg x 4 x 4 Banks MT48LC8M8A2 – 2 Meg x 8 x 4 Banks MT48LC4M16A2 – 1 Meg x 16 x 4 Banks Features Options Marking • Configuration – 16 Meg x 4 4 Meg x 4 x 4 banks – 8 Meg x 8 (2 Meg x 8 x 4 banks)
|
Original
|
PDF
|
MT48LC16M4A2
MT48LC8M8A2
MT48LC4M16A2
54-pin
54-ball
PC133)
09005aef80725c0b
|
mt48
Abstract: TSOP II 54 MT48LC16M4A2 P1111 tp 806
Text: 64Mb: x4, x8, x16 SDRAM Features SDR SDRAM MT48LC16M4A2 – 4 Meg x 4 x 4 Banks MT48LC8M8A2 – 2 Meg x 8 x 4 Banks MT48LC4M16A2 – 1 Meg x 16 x 4 Banks Features Options Marking • Configuration – 16 Meg x 4 4 Meg x 4 x 4 banks – 8 Meg x 8 (2 Meg x 8 x 4 banks)
|
Original
|
PDF
|
MT48LC16M4A2
MT48LC8M8A2
MT48LC4M16A2
PC100-
PC133-compliant
4096-cycle
09005aef80725c0b
mt48
TSOP II 54
MT48LC16M4A2
P1111
tp 806
|
16M43
Abstract: No abstract text available
Text: 64Mb: x4, x8, x16 SDRAM Features SDR SDRAM MT48LC16M4A2 – 4 Meg x 4 x 4 Banks MT48LC8M8A2 – 2 Meg x 8 x 4 Banks MT48LC4M16A2 – 1 Meg x 16 x 4 Banks Features Options • PC100- and PC133-compliant • Fully synchronous; all signals registered on positive
|
Original
|
PDF
|
MT48LC16M4A2
MT48LC8M8A2
MT48LC4M16A2
PC100-
PC133-compliant
4096-cycle
09005aef80725c0b
16M43
|
Untitled
Abstract: No abstract text available
Text: 64Mb: x4, x8, x16 SDRAM Features SDR SDRAM MT48LC16M4A2 – 4 Meg x 4 x 4 Banks MT48LC8M8A2 – 2 Meg x 8 x 4 Banks MT48LC4M16A2 – 1 Meg x 16 x 4 Banks Features Options • PC100- and PC133-compliant • Fully synchronous; all signals registered on positive
|
Original
|
PDF
|
MT48LC16M4A2
MT48LC8M8A2
MT48LC4M16A2
PC100-
PC133-compliant
4096-cycle
09005aef80725c0b
x4x8x16
|
Untitled
Abstract: No abstract text available
Text: 64Mb: x4, x8, x16 SDRAM Features Synchronous DRAM MT48LC16M4A2 – 4 Meg x 4 x 4 banks MT48LC8M8A2 – 2 Meg x 8 x 4 banks MT48LC4M16A2 – 1 Meg x 16 x 4 banks For the latest data sheet, refer to Micron’s Web site: www.micron.com/sdram Features Options
|
Original
|
PDF
|
MT48LC16M4A2
MT48LC8M8A2
MT48LC4M16A2
PC100-
PC133-compliant
096-cycle
commerci-0006,
09005aef80725c0b/Source:
09005aef806fc13c
64MSDRAM
|
Untitled
Abstract: No abstract text available
Text: 64Mb: x4, x8, x16 SDRAM Features SDR SDRAM MT48LC16M4A2 – 4 Meg x 4 x 4 Banks MT48LC8M8A2 – 2 Meg x 8 x 4 Banks MT48LC4M16A2 – 1 Meg x 16 x 4 Banks Features Options • PC100- and PC133-compliant • Fully synchronous; all signals registered on positive
|
Original
|
PDF
|
MT48LC16M4A2
MT48LC8M8A2
MT48LC4M16A2
PC100-
PC133-compliant
4096-cycle
09005aef80725c0b
x4x8x16
|
Untitled
Abstract: No abstract text available
Text: 64Mb: x4, x8, x16 SDRAM Features SDR SDRAM MT48LC16M4A2 – 4 Meg x 4 x 4 Banks MT48LC8M8A2 – 2 Meg x 8 x 4 Banks MT48LC4M16A2 – 1 Meg x 16 x 4 Banks Features Options Marking • Configuration – 16 Meg x 4 4 Meg x 4 x 4 banks – 8 Meg x 8 (2 Meg x 8 x 4 banks)
|
Original
|
PDF
|
MT48LC16M4A2
MT48LC8M8A2
MT48LC4M16A2
PC100-
PC133-compliant
4096-cycle
09005aef80725c0b
|
Untitled
Abstract: No abstract text available
Text: 64Mb: x8, x16 SDRAM Features SDR SDRAM MT48LC8M8A2 – 2 Meg x 8 x 4 Banks MT48LC4M16A2 – 1 Meg x 16 x 4 Banks Features Options Marking • Configuration – 8 Meg x 8 2 Meg x 8 x 4 banks – 4 Meg x 16 (1 Meg x 16 x 4 banks) • Write recovery (tWR) – tWR = 2 CLK1
|
Original
|
PDF
|
MT48LC8M8A2
MT48LC4M16A2
54-pin
54-ball
PC133)
09005aef84942e37
|