circuit in GPR
Abstract: 2W2C L18411
Text: S3CB018/FB018 8 INSTRUCTION SET INSTRUCTION SET OVERVIEW GLOSSARY This chapter describes the CalmRISC instruction set and the details of each instruction are listed in alphabetical order. The following notations are used for the description. Table 8-1. Instruction Notation Conventions
|
Original
|
S3CB018/FB018
8080h,
8043h]
00101100b
8080h]
807Eh]
8083h]
807Bh]
circuit in GPR
2W2C
L18411
|
PDF
|
MSP430
Abstract: No abstract text available
Text: MSP430 Family Instruction set Topics 2 Instruction set 2-3 2.1 Instruction Set Overview 2-4 2.2 Instruction Formats 2.3 Instruction set description - alphabetical order 2-11 2.4 Macro instructions emulated with several instructions 2-91 2.5 Stack pointer addressing
|
Original
|
MSP430
0FF18h
0FF16h
0FF14h
0FF12h
0F146h
012B0h
0F148h
0F144h
|
PDF
|
DSP56000
Abstract: DSP56001
Text: APPENDIX A INSTRUCTION SET DETAILS This appendix contains detailed information about each instruction in the DSP56000/ DSP56001 instruction set. An instruction guide is presented first to help understand the individual instruction descriptions. This guide is followed by sections on notation and
|
Original
|
DSP56000/
DSP56001
DSP56000/DSP56001
DSP56000
|
PDF
|
AHR0A
Abstract: 0088H s3fb018 Z/lnk+3056+pm
Text: S3CB018/FB018 8 INSTRUCTION SET INSTRUCTION SET GLOSSARY This chapter describes the CalmRISC instruction set and the details of each instruction are listed in alphabetical order. The following notations are used for the description. Table 8-1. Instruction Notation Conventions
|
Original
|
S3CB018/FB018
8080h,
8043h]
00101100b
8080h]
807Eh]
8083h]
807Bh]
AHR0A
0088H
s3fb018
Z/lnk+3056+pm
|
PDF
|
intel instruction set
Abstract: 80960CA 80960SA reference opword branch conditional unconditional instruction
Text: 1 Instruction Set Overview This chapter provides an overview of the i960 microprocessor family’s instruction set and i960 Jx processor-specific instruction set extensions. Also discussed are the assembly-language and instruction-encoding formats, various instruction groups and each group’s instructions.
|
Original
|
|
PDF
|
bge 1,5
Abstract: intel instruction set
Text: Instruction Set Overview 5 This chapter provides an overview of the i960 microprocessor family’s instruction set and i960 RM/RN I/O processor-specific instruction set extensions. Also discussed are the assembly-language and instruction-encoding formats, various instruction groups and each group’s
|
Original
|
|
PDF
|
addressing modes in adsp-21xx
Abstract: addressing modes of adsp 21xx processors direct addressing mode in adsp-21xx ADSP-2100 digital signal processing using the ADSP-2100 processor shift register alu ADSP-2100 Family Assembler Tools
Text: Instruction Set Reference 15.1 15 QUICK LIST OF INSTRUCTIONS This chapter is a complete reference for the instruction set of the ADSP-2100 family. The instruction set is organized by instruction group and, within each group, by individual instruction. The list below shows all
|
Original
|
ADSP-2100
addressing modes in adsp-21xx
addressing modes of adsp 21xx processors
direct addressing mode in adsp-21xx
digital signal processing using the ADSP-2100
processor shift register alu
ADSP-2100 Family Assembler Tools
|
PDF
|
destination index register
Abstract: A-18 A-20
Text: Instruction Set Reference A.1 A OVERVIEW This appendix and the next one describe the ADSP-2106x instruction set in detail. This appendix explains each instruction type, including the assembly language syntax and the opcode that the instruction assembles to. Many instruction types contain a field for specifying a compute
|
Original
|
ADSP-2106x
24-bit
24-bit,
destination index register
A-18
A-20
|
PDF
|
DSP56001
Abstract: 56001 DSP56001 users manual DSP56000 000E-6
Text: Freescale Semiconductor, Inc. APPENDIX A INSTRUCTION SET DETAILS Freescale Semiconductor, Inc. This appendix contains detailed information about each instruction in the DSP56000/ DSP56001 instruction set. An instruction guide is presented first to help understand the
|
Original
|
DSP56000/
DSP56001
DSP56000/DSP56001
56001
DSP56001 users manual
DSP56000
000E-6
|
PDF
|
DSP96002
Abstract: Floating-Point Arithmetic floating point adder
Text: SECTION 6 INSTRUCTION SET AND EXECUTION 6.1 INTRODUCTION This chapter introduces the DSP96002 instruction set and instruction format. The complete range of instruction capabilities combined with the flexible addressing modes described in Chapter 5 provide a very
|
Original
|
DSP96002
DSP96002,
Floating-Point Arithmetic
floating point adder
|
PDF
|
mps430
Abstract: swpb MSP430 instruction set
Text: MSP430 Family Instruction Set Summary Topics 5 Instruction Set Summary 5-3 5.1 5.2 5.3 5.4 5.4.1 5.4.2 5.4.3 5.4.4 Symbols and Abbreviations Addressing Modes Instruction Set Summary Clock cycles, Length of Instruction Format I Instructions Format II Instructions
|
Original
|
MSP430
mps430
swpb
instruction set
|
PDF
|
FRB 914
Abstract: No abstract text available
Text: SECTION 9 INSTRUCTION SET This section describes individual instructions, including a description of instruction formats and notation and an alphabetical listing of RCPU instructions by mnemonic. 9.1 Instruction Formats Instructions are four bytes long and word-aligned, so when instruction addresses
|
Original
|
0x0000
0x0000
FRB 914
|
PDF
|
SAM47
Abstract: No abstract text available
Text: KS57C21832/P21832 5 SAM47 INSTRUCTION SET SAM47 INSTRUCTION SET OVERVIEW The SAM47 instruction set is specifically designed to support the large register files typically founded in most KS57-series microcontrollers. The SAM47 instruction set includes 1-bit, 4-bit, and 8-bit instructions for data
|
Original
|
KS57C21832/P21832
SAM47
KS57-series
11000011B)
01010101B)
10010110B)
|
PDF
|
intel 8051 INSTRUCTION SET
Abstract: 8051 instruction set instruction set of 8051 AT89 R67D
Text: Instruction Set Microcontroller Instruction Set For interrupt response time information, refer to the hardware description chapter. 1 Instructions that Affect Flag Settings Instruction Flag Instruction Flag C OV AC ADD X X X CLR C O ADDC X X X CPL C X SUBB
|
Original
|
|
PDF
|
|
|
80960MC
Abstract: branch conditional unconditional instruction
Text: Instruction-Set Summary Q CHAPTER 6 INSTRUCTION-SET SUMMARY This chapter provides an overview of the instruction set for the 80960MC processor. Included is a discussion of the instruction format and a summary of the instruction groups and the instructions in each group.
|
OCR Scan
|
80960MC
branch conditional unconditional instruction
|
PDF
|
branch conditional unconditional instruction
Abstract: i960 MC instruction
Text: Instruction Set Summary 6 CHAPTER 6 INSTRUCTION SET SUMMARY This chapter provides an overview o f the instruction set for the i960 MC processor. Included is a discussion o f the instruction format and a summary of the instruction groups and the instructions in each group.
|
OCR Scan
|
|
PDF
|
cmps a44
Abstract: No abstract text available
Text: 13 13.1 INSTRUCTION SET OVERVIEW The instruction set used by the Am186EM and Am188EM microcontrollers is identical to the 80C186/188 instruction set. An instruction can reference from zero to several operands. An operand can reside in a register, in the instruction itself, or in memory.
|
OCR Scan
|
Am186EM
Am188EM
80C186/188
Q257S25
cmps a44
|
PDF
|
80C196KC instruction set
Abstract: 8XC196KC instruction set 8096 instruction set 110000AA 8XC196KC/272238-001 8XC196KC/KD+complete+users+manual 8XC196KC/KD instructions 8XC196KC/KD 8xC196KC
Text: 8XC196KC/KD Instruction Set Reference A APPENDIX A 8XC196KC/KD INSTRUCTION SET REFERENCE This appendix provides reference information for the 8XC196KC/KD instruction set. It describes each instruction, shows the relationships between instructions and PSW flags, and
|
OCR Scan
|
8XC196KC/KD
80C196KC instruction set
8XC196KC instruction set
8096 instruction set
110000AA
8XC196KC/272238-001
8XC196KC/KD+complete+users+manual
8XC196KC/KD instructions
8xC196KC
|
PDF
|
TAG 9109
Abstract: ande RY 227 powerpc 460 j526 MCEE IC JRC 1086 MPCFPE MPC500 texas instrument Motorola 9151
Text: POWE M P C 5 0 0 F a m ily RCPU Reference M anual M : MOTOROLA PowerPC' Microcontrollers OVERVIEW REGISTERS OPERAND CONVENTIONS ADDRESSING MODES AND INSTRUCTION SET SUMMARY INSTRUCTION CACHE EXCEPTIONS INSTRUCTION TIMING DEVELOPMENT SUPPORT INSTRUCTION SET
|
OCR Scan
|
MPC500
TAG 9109
ande RY 227
powerpc 460
j526
MCEE
IC JRC 1086
MPCFPE
texas instrument
Motorola 9151
|
PDF
|
80960SA
Abstract: 80960SB 80960
Text: Instruction Set g CHAPTER 9 INSTRUCTION SET This chapter provides an overview of the instruction set for the 80960SA/SB processor. Included is a discussion of the instruction format, a summary of the instruction groups and the instructions in each group. This chapter gives detailed descriptions of each of the instructions. The instructions are listed
|
OCR Scan
|
80960SA/SB
80960SA
80960SB
80960
|
PDF
|
qx25
Abstract: No abstract text available
Text: PIC16C9XX 15.0 INSTRUCTION SET SUMMARY Each PIC16CXXX instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16CXX instruction set summary in Table 15-2 lists byte-oriented, bit-oriented, and literal and control operations. Table 15-1
|
OCR Scan
|
PIC16C9XX
PIC16CXXX
14-bit
PIC16CXX
DS30444E
qx25
|
PDF
|
M68000
Abstract: MC68000 MC68030 fpu coprocessor mc68000 programmer pipeline synchronization DM 321 MC68000PM MC68000PM/AD
Text: SECTION 3 INSTRUCTION SET SUMMARY This section briefly describes the MC68030 instruction set. Refer to the MC68000PM/AD, MC68000 Programmer's Reference Manual, for complete details on the MC68030 instruction set. The following paragraphs include descriptions of the instruction format and the operands
|
OCR Scan
|
MC68030
MC68000PM/AD,
MC68000
M68000
fpu coprocessor
mc68000 programmer
pipeline synchronization
DM 321
MC68000PM
MC68000PM/AD
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LANSDALE SEMICONDUCTOR, IN C . FEATURES • Fateh, Decode, and Execute a 16-blt Instruction In a minimum of 200ns one machine cycle • Blt-orlented Instruction set (addressable single- or multlpleblt subflelds) • Separate buses tor Instruction, Instruction Address and ThreeState I/O
|
OCR Scan
|
16-blt
200ns
8X305
|
PDF
|
microprocessor 80286 flag register
Abstract: addressing modes 80286 80286 microprocessor addressing modes GE 6066 B0286 Opcode list of 8086 microprocessor microprocessor 80288 8086 effective address calculation
Text: l n t e l 386 TM DX MICROPROCESSOR 6. INSTRUCTION SET This section describes the lntel3B6 DX instruction set. A table lists all instructions along with instruction encoding diagrams and clock counts. Further details of the instruction encoding are then provided in the
|
OCR Scan
|
Intel386
16-Bit
32-Bit
microprocessor 80286 flag register
addressing modes 80286
80286 microprocessor addressing modes
GE 6066
B0286
Opcode list of 8086 microprocessor
microprocessor 80288
8086 effective address calculation
|
PDF
|
