Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    80960MC Search Results

    80960MC Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    MG80960MC-25/B Rochester Electronics LLC 80960MC - 32-Bit Microprocessor With Floating Point Unit and MMU Visit Rochester Electronics LLC Buy
    MQ80960MC-25 Rochester Electronics LLC 80960MC - 32-Bit Microprocessor With Floating Point Unit and MMU Visit Rochester Electronics LLC Buy
    MQ80960MC-25/B-SPECIAL Rochester Electronics LLC 80960MC - 32-Bit Microprocessor With Floating Point Unit and MMU (Special) Visit Rochester Electronics LLC Buy
    MQ80960MC-20/B Rochester Electronics LLC 80960MC - 32-Bit Microprocessor With Floating Point Unit and MMU Visit Rochester Electronics LLC Buy
    MG80960MC-20 Rochester Electronics LLC 80960MC - 32-Bit Microprocessor With Floating Point Unit and MMU Visit Rochester Electronics LLC Buy
    SF Impression Pixel

    80960MC Price and Stock

    Rochester Electronics LLC MQ80960MC-25

    IC MPU 25MHZ 164CQFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey MQ80960MC-25 Bulk 371 1
    • 1 $1018.37
    • 10 $1018.37
    • 100 $1018.37
    • 1000 $1018.37
    • 10000 $1018.37
    		Buy Now
    Rochester Electronics MQ80960MC-25 371 1
    • 1 $979.2
    • 10 $979.2
    • 100 $920.45
    • 1000 $832.32
    • 10000 $832.32
    		Buy Now

    Rochester Electronics LLC MQ80960MC-20-B

    32 BIT MICROPROCESSOR
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey MQ80960MC-20-B Bulk 91 1
    • 1 $1511.96
    • 10 $1511.96
    • 100 $1511.96
    • 1000 $1511.96
    • 10000 $1511.96
    		Buy Now

    Rochester Electronics LLC MG80960MC-20

    IC MPU I960 20MHZ 132CPGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey MG80960MC-20 Bulk 72 1
    • 1 $845.25
    • 10 $845.25
    • 100 $845.25
    • 1000 $845.25
    • 10000 $845.25
    		Buy Now
    Rochester Electronics MG80960MC-20 17 1
    • 1 $812.74
    • 10 $812.74
    • 100 $763.98
    • 1000 $690.83
    • 10000 $690.83
    		Buy Now

    Rochester Electronics LLC MG80960MC-25

    RISC MICROPROCESSOR, 32 BIT, 25M
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey MG80960MC-25 Bulk 53 1
    • 1 $880.92
    • 10 $880.92
    • 100 $880.92
    • 1000 $880.92
    • 10000 $880.92
    		Buy Now
    Rochester Electronics MG80960MC-25 53 1
    • 1 $847.04
    • 10 $847.04
    • 100 $796.22
    • 1000 $719.98
    • 10000 $719.98
    		Buy Now

    Rochester Electronics LLC MG80960MC-25-B

    MICROPROCESSOR
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey MG80960MC-25-B Bulk 43 1
    • 1 $1290.09
    • 10 $1290.09
    • 100 $1290.09
    • 1000 $1290.09
    • 10000 $1290.09
    		Buy Now
    Find more 80960MC price and stock on Findchips.com

    80960MC Datasheets (6)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    80960MC Intel EMBEDDED 32-BIT MICROPROCESSOR WITH INTEGRATED FLOATING-POINT UNIT AND MEMORY MANAGEMENT UNIT Original PDF
    80960MC Intel EMBEDDED 32-BIT MICROPROCESSOR WITH INTEGRATED FLOATING-POINT UNIT AND MEMORY MANAGEMENT UNIT Original PDF
    80960MC Intel EMBEDDED 32-BIT MICROPROCESSOR WITH INTEGRATED FLOATING-POINT UNIT AND MEMORY MANAGEMENT UNIT Scan PDF
    80960MC-16 Intel 32-bit Cpu, 512 Instruction Cache, 4 Interrupts, Dma, Fpu, Mmu Original PDF
    80960MC-20 Intel 32-bit Cpu, 512 Instruction Cache, 4 Interrupts, Dma, Fpu, Mmu Original PDF
    80960MC-25 Intel 32-bit Cpu, 512 Instruction Cache, 4 Interrupts, Dma, Fpu, Mmu Original PDF

    80960MC Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    D15105

    Abstract: 44fl5 271060 754for
    Text: in te i 80960MC EMBEDDED 32-BIT MICROPROCESSOR WITH INTEGRATED FLOATING-POINT UNIT AND MEMORY MANAGEMENT UNIT Military High-Performance Embedded Architecture — 25 MIPS Burst Execution at 25 MHz — 9.4 MIPS1 Sustained Execution at 25 MHz On-Chip Memory Management Unit


    OCR Scan     		80960MC 32-BIT M8259A 16-Bytes MIL-STD-883: 80960MC D15105 44fl5 271060 754for PDF

    80960MC

    Abstract: Dynamic Memory Refresh Controller M8259A
    Text: 80960MC System Architecture 2 CHAPTER 2 80960MC SYSTEM ARCHITECTURE This chapter illustrates the flexibility and power o f the 80960M C system architecture using the advanced 32-bit 80960M C processor. It exam ines system configurations from a general perspective


    OCR Scan     		80960MC 32-bit Dynamic Memory Refresh Controller M8259A PDF

    80960MC

    Abstract: No abstract text available
    Text: Process Management 13 CHAPTER 13 PROCESS MANAGEMENT This chapter introduces the 80960MC processor’s process-management facilities. Included is a discussion of process-management concepts, the process-control block PCB , and the require­ ments for managing a single process. Chapter 14 describes the management of multiple


    OCR Scan     		80960MC PDF

    80960MC

    Abstract: No abstract text available
    Text: Instruction Reference 17 CHAPTER 17 INSTRUCTION REFERENCE This chapter provides detailed information about each of the instructions for the 80960MC processor. To provide quick access to information on a particular instruction, the instructions are listed alphabetically by assembly-language mnemonic. An explanation of the format and


    OCR Scan     		80960MC PDF

    Speed PI Controller

    Abstract: AP 138B 114H 80960MC M82965
    Text: AP-Bus Interface Using the BXU CHAPTER 8 AP-BUS INTERFACE USING THE BXU The M82965 Bus Extension Unit BXU is the key component in building multiprocessor designs with the 80960MC processor family. The BXUs connect to each other in an expandable matrix that


    OCR Scan     		M82965 80960MC Speed PI Controller AP 138B 114H PDF

    a4490

    Abstract: 80960MC A80960MC25 i960 mc errata 80960KA 80960KB M8259A intel packaging handbook 240800
    Text: 80960MC EMBEDDED 32-BIT MICROPROCESSOR WITH INTEGRATED FLOATING-POINT UNIT AND MEMORY MANAGEMENT UNIT Commercial • High-Performance Embedded Architecture — 25 MIPS Burst Execution at 25 MHz — 9.4 MIPS* Sustained Execution at 25 MHz ■ On-Chip Floating Point Unit


    Original     		80960MC 32-BIT 80-Bit 512-Byte LAD31_ A4492-01 A80960MC. a4490 80960MC A80960MC25 i960 mc errata 80960KA 80960KB M8259A intel packaging handbook 240800 PDF

    80960MC

    Abstract: multi-processor
    Text: 80960MC Multiprocessor System Architecture Q CHAPTER 6 80960MC MULTIPROCESSOR SYSTEM ARCHITECTURE This chapter illustrates the flexibility of the 80960MC system architecture using the advanced 32bit 80960MC processor and the 82965 Bus Extension Unit BXU in a multiprocessor design.


    OCR Scan     		80960MC 32-bit multi-processor PDF

    80960MC

    Abstract: processor cross reference INTEL 80960 pipeline architecture
    Text: Introduction to the 80960MC Microprocessor CHAPTER 1 INTRODUCTION TO THE 80960MC MICROPROCESSOR The 80960MC is the military version of the 80960 family, designed especially for high reliability embedded applications. At an operating frequency of 20 MHz, this high performance processor can


    OCR Scan     		80960MC processor cross reference INTEL 80960 pipeline architecture PDF

    80960MC

    Abstract: 8B16 8C16 8D16
    Text: Interagent Communication 1y CHAPTER 11 INTERAGENT COMMUNICATION This chapter describes the interagent communication IAC mechanism for the 80960MC processor. Included is a description of the IAC-message structure, the intemal-IAC-message sending and receiving mechanism, and reference information on the available IAC messages.


    OCR Scan     		80960MC 8B16 8C16 8D16 PDF

    80960MC

    Abstract: No abstract text available
    Text: Procedure Calls 4 CHAPTER 4 PROCEDURE CALLS This chapter describes the 80960MC processor’s procedure call and stack mechanism. It also describes the user-supervisor protection model, which provides protection for privileged procedures such as operating-system procedures.


    OCR Scan     		80960MC PDF

    processor

    Abstract: 80960MC M82965
    Text: Processor Management and Initialization g CHAPTER 9 PROCESSOR MANAGEMENT AND INITIALIZATION This chapter describes the facilities for initializing and managing the operation of the 80960MC processor. Included is an overview of the processor-management facilities and a


    OCR Scan     		80960MC processor M82965 PDF

    M82965

    Abstract: No abstract text available
    Text: 80960MC PRODUCT OVERVIEW This chapter provides an overview o f the architecture o f the 80960M C processor. The 80960M C processor is the m ilitary-grade m em ber o f a new fam ily o f processors from Intel. This processor family is based on a new 32-bit architecture called the 80960 architecture. The


    OCR Scan     		80960MC 80960M 32-bit M82965 PDF

    230843

    Abstract: intel intellec prompt 48 210997 80960 Programmer Reference manual 210918 mohawk 80960MC A-20
    Text: 80960MC Programmer’s Reference Manual 1988 Order Number: 271081-001 inter LITERATURE To order Intel literature write or call: Intel Literature Sales Toll Free Number: P.O. Box 58130 800 548-4725* Santa Clara, CA 95052-8130 Use the order blank on the facing page or call our Toll Free Number listed above to order literature.


    OCR Scan     		80960MC 230843 intel intellec prompt 48 210997 80960 Programmer Reference manual 210918 mohawk A-20 PDF

    80960MC

    Abstract: No abstract text available
    Text: Debugging 16 CHAPTER 16 DEBUGGING This chapter describes the tracing facilities of the 80960MC processor, which allow the monitoring of instruction execution. OVERVIEW OF THE TRACE-CONTROL FACILITIES The 80960MC processor provides facilities for monitoring the activity o f the processor by


    OCR Scan     		80960MC PDF

    Untitled

    Abstract: No abstract text available
    Text: ÄEW M i DNHF@IRßM!rilON in y 80960MC EMBEDDED 32-BIT MICROPROCESSOR WITH INTEGRATED FLOATING-POINT UNIT AND MEMORY MANAGEMENT UNIT Military High-Performance Embedded Architecture — 25 MIPS Burst Execution at 25 MHz — 9.4 MIPS* Sustained Execution at


    OCR Scan     		80960MC 32-BIT 80-Bit 512-Byte PDF

    80960MC

    Abstract: INTEL 80960 pipeline architecture M82965 80960
    Text: Introduction to the 80960 Architecture 2 CHAPTER 2 INTRODUCTION TO THE 80960 ARCHITECTURE This chapter provides an overview of the architecture on which the 80960MC processor is based. A NEW 32-BIT ARCHITECTURE FROM INTEL The 80960MC processor is the military-grade member of a new family of processors from


    OCR Scan     		80960MC 32-BIT INTEL 80960 pipeline architecture M82965 80960 PDF

    80960MC

    Abstract: M8259A
    Text: Interrupts 10 CHAPTER 10 INTERRUPTS This chapter describes the 80960MC processor’s interrupt handling facilities. It also describes how interrupts are signaled. OVERVIEW OF THE INTERRUPT FACILITIES An interrupt is a temporary break in the control stream of a process so that the processor can


    OCR Scan     		80960MC M8259A PDF

    271060

    Abstract: No abstract text available
    Text: Ä ß M Ä K K S B D M F @ B IM T rD 0 W in te l 80960MC EMBEDDED 32-BIT MICROPROCESSOR WITH INTEGRATED FLOATING-POINT UNIT AND MEMORY MANAGEMENT UNIT Military High-Performance Embedded Architecture — 25 MIPS Burst Execution at 20 MHz — 9.4 MIPS* Sustained Execution at


    OCR Scan     		80960MC 32-BIT 80-Bit 512-Byte 32-Blt 80960MC 31LAD0 271060 PDF

    Untitled

    Abstract: No abstract text available
    Text: intei 80960MC EMBEDDED 32-BIT MICROPROCESSOR WITH INTEGRATED FLOATING-POINT UNIT AND MEMORY MANAGEMENT UNIT Military On-Chip Memory Management Unit — 4 Gigabyte Virtual Address Space per Task — 4 Kbyte Pages with Supervisor/User Protection High-Performance Embedded


    OCR Scan     		80960MC 32-BIT M8259A 80-Bit PDF

    a4490

    Abstract: 80960MC LAD12 80960KA 80960KB M8259A i960 mc errata
    Text: PRELIMINARY 80960MC EMBEDDED 32-BIT MICROPROCESSOR WITH INTEGRATED FLOATING-POINT UNIT AND MEMORY MANAGEMENT UNIT Commercial • High-Performance Embedded Architecture — 25 MIPS Burst Execution at 25 MHz — 9.4 MIPS* Sustained Execution at 25 MHz ■ On-Chip Floating Point Unit


    Original     		80960MC 32-BIT 80-Bit 512-Byte LAD31_ A4492-01 A80960MC. a4490 80960MC LAD12 80960KA 80960KB M8259A i960 mc errata PDF

    Power Supply Supervisor iw 1688

    Abstract: 754for
    Text: intei 80960MC EMBEDDED 32-BIT MICROPROCESSOR WITH INTEGRATED FLOATING-POINT UNIT AND MEMORY MANAGEMENT UNIT Commercial • High-Performance Embedded Architecture — 25 MIPS Burst Execution at 25 MHz — 9.4 MIPS* Sustained Execution at 25 MHz ■ On-Chip Floating Point Unit


    OCR Scan     		80960MC 32-BIT 80-Bit 512-Byte 80960MC A80960MC. Power Supply Supervisor iw 1688 754for PDF

    80960MC

    Abstract: branch conditional unconditional instruction
    Text: Instruction-Set Summary Q CHAPTER 6 INSTRUCTION-SET SUMMARY This chapter provides an overview of the instruction set for the 80960MC processor. Included is a discussion of the instruction format and a summary of the instruction groups and the instructions in each group.


    OCR Scan     		80960MC branch conditional unconditional instruction PDF

    80960MC

    Abstract: No abstract text available
    Text: Data Types and Addressing Modes 5 CHAPTER 5 DATA TYPES AND ADDRESSING MODES This chapter describes the data types that the 80960MC processor recognizes and the address­ ing modes that are available for accessing memory locations. DATA TYPES The processor defines and operates on the following data types:


    OCR Scan     		80960MC PDF

    80960MC

    Abstract: AD30 M82965 FFFC0000
    Text: Initialization CHAPTER 14 INITIALIZATION This chapter describes the hardware requirements for initializing the 80960MC processor and the BXU in a fault-tolerant system design. The basic minimum initialization requirements are described, as well as some of the available options. The exact initialization procedure depends on the type of


    OCR Scan     		80960MC AD30 M82965 FFFC0000 PDF