IIS61LV6432 Search Results

Contextual Info: m IS61LV6432 64Kx 32 SYNCHRONOUS PIPELINE STATIC RAM i FEBRUARY 1998 FEATURES DESCRIPTION • Internal self-timed write cycle The IS S IIS61LV6432 is a high-speed, low-power synchro­ nous static RAM designed to provide a burstable, highperformance, secondary cache for the Pentium , 680X0™,

T1IG

Abstract: IS61LV6432 D2259
Contextual Info: ISSP 64K x 32 LOW VOLTAGE SYNCHRONOUS PIPELINE STATIC RAM ADVANCE INFORMATION MARCH 1997 FEATURES DESCRIPTION • The IS S IIS61LV6432 is a high-speed, low-power synchro­ nous static RAM designed to provide a burstable, high­ performance, secondary cache for the Pentium , 680X0™,

Contextual Info: ISSI IS61LV6432_ 64Kx 32 SYNCHRONOUS PIPELINE STATIC RAM FEATURES DESCRIPTION • Internal self-timed write cycle The IS S IIS61LV6432 is a high-speed, low-power synchro­ nous static RAM designed to provide a burstable, highperformance, secondary cache for the Pentium , 680X0™,

Contextual Info: ISSI IS61LV6432 64Kx 32 SYNCHRONOUS PIPELINE STATIC RAM FEBRUARY 1998 FEATURES DESCRIPTION • Internal self-timed write cycle The IS S IIS61LV6432 is a high-speed, low-power synchro­ nous static RAM designed to provide a burstable, highperformance, secondary cache for the Pentium , 680X0™,