Untitled
Abstract: No abstract text available
Text: SN75LVDS84A FLATLINK TRANSMITTER SLLS354C – MAY 1999 – REVISED NOVEMBER 1999 D D D D D D D D D D D D 21:3 Data Channel Compression at up to 196 Million Bytes per Second Throughput Suited for SVGA, XGA, or SXGA Data Transmission From Controller to Display
|
Original
|
PDF
|
SN75LVDS84A
SLLS354C
SN75LVDS84.
LVDS84
|
LVDS93
Abstract: No abstract text available
Text: SN65LVDS93A www.ti.com. SLLS992 – AUGUST 2009 FLATLINK TRANSMITTER
|
Original
|
PDF
|
SN65LVDS93A
SLLS992
135Mpps
10MHz
135MHz
LVDS93
|
LVDS83B
Abstract: SN65LVDS83B lvds83 SN75LVDS83B SN75LVDS83B routing signal generator rf marking Y2 24-bpc SN65LVDS83BZQL
Text: SN75LVDS83B www.ti.com . SLLS846 – MAY 2009 FLATLINK TRANSMITTER
|
Original
|
PDF
|
SN75LVDS83B
SLLS846
135Mpps
10MHz
135MHz
LVDS83B
SN65LVDS83B
lvds83
SN75LVDS83B
SN75LVDS83B routing
signal generator
rf marking Y2
24-bpc
SN65LVDS83BZQL
|
Untitled
Abstract: No abstract text available
Text: SN65LVDS93 www.ti.com . SLLS302G – MAY 1998 – REVISED MAY 2009 LVDS SERDES TRANSMITTER FEATURES
|
Original
|
PDF
|
SN65LVDS93
SLLS302G
|
Untitled
Abstract: No abstract text available
Text: SN75LVDS83A SLLS980D – JUNE 2009 – REVISED JUNE 2011 www.ti.com FLATLINK TRANSMITTER Check for Samples: SN75LVDS83A FEATURES 1 • 2 • • • • • • • • LVDS Display Serdes Interfaces Directly to LCD Display Panels with Integrated LVDS Package Options: 8.1mm x 14mm TSSOP
|
Original
|
PDF
|
SN75LVDS83A
SLLS980D
100Mpps
10MHz
100MHz
170mW
75MHz
|
DS90CR286
Abstract: SN65LVDS93 SN65LVDS94 SN65LVDS95
Text: SN65LVDS94 LVDS SERDES RECEIVER SLLS298E – MAY 1998 – REVISED FEBRUARY 2000 D D D D D D D D D D D D D D 4:28 Data Channel Expansion at up to 1.820 Gigabits per Second Throughput Suited for Point-to-Point Subsystem Communication With Very Low EMI 4 Data Channels and Clock Low-Voltage
|
Original
|
PDF
|
SN65LVDS94
SLLS298E
DS90CR286
SN65LVDS93
SN65LVDS94
SN65LVDS95
|
DS90C581
Abstract: DTS2070C HP8656B HP8665A SN75LVDS82 SN75LVDS83 SN75LVDS86
Text: SN75LVDS83 FLATLINK TRANSMITTER SLLS271 – MARCH 1997 D D D D D D D D D D D D D D 28:4 Data Channel Compression at up to 227.5 Million Bytes per Second Throughput Suited for SVGA, XGA, or SXGA Display Data Transmission From Controller to Display With Very Low EMI
|
Original
|
PDF
|
SN75LVDS83
SLLS271
20-Mil
DS90C581
DTS2070C
HP8656B
HP8665A
SN75LVDS82
SN75LVDS83
SN75LVDS86
|
DS90C581
Abstract: DTS2070C HP8656B HP8665A SN75LVDS82 SN75LVDS83 SN75LVDS86
Text: SN75LVDS83 FLATLINK TRANSMITTER SLLS271C – MARCH 1997 – REVISED JULY 2000 D D D D D D D D D D D D D D 28:4 Data Channel Compression at up to 227.5 Million Bytes per Second Throughput Suited for SVGA, XGA, or SXGA Display Data Transmission From Controller to
|
Original
|
PDF
|
SN75LVDS83
SLLS271C
20-Mil
DS90C581
DTS2070C
HP8656B
HP8665A
SN75LVDS82
SN75LVDS83
SN75LVDS86
|
D1713
Abstract: DS90CF363A HP8665A SN75LVDS82 SN75LVDS84 SN75LVDS84A
Text: SN75LVDS84A FLATLINK TRANSMITTER SLLS354D – MAY 1999 – REVISED AUGUST 2000 D D D D D D D D D D D D 21:3 Data Channel Compression at up to 196 Million Bytes per Second Throughput Suited for SVGA, XGA, or SXGA Data Transmission From Controller to Display
|
Original
|
PDF
|
SN75LVDS84A
SLLS354D
SN75LVDS84.
LVDS84
D1713
DS90CF363A
HP8665A
SN75LVDS82
SN75LVDS84
SN75LVDS84A
|
S221253
Abstract: HP8665A VP215
Text: DATA SHEET BIPOLAR DIGITAL INTEGRATED CIRCUIT µPB1510GV 3.0 GHz INPUT DIVIDE BY 4 PRESCALER IC FOR DBS TUNERS DESCRIPTION The µPB1510GV is a 3.0 GHz input divide by 4 prescaler IC for DBS tuner applications. This IC is suitable for use of frequency divider for PLL synthesizer block. This IC is a shrink package version of the µPB585G so that this small
|
Original
|
PDF
|
PB1510GV
PB1510GV
PB585G
S221253
HP8665A
VP215
|
Untitled
Abstract: No abstract text available
Text: 3.0 GHz DIVIDE BY 2 PRESCALER FEATURES UPB1508GV INTERNAL BLOCK DIAGRAM • HIGH FREQUENCY OPERATION TO 3 GHz • FIXED DIVIDE RATIO: ÷2 • LOW CURRENT CONSUMPTION: 12 mA at 5 V IN D CLK IN CLK • SMALL PACKAGE: 8 pin SSOP • AVAILABLE IN TAPE AND REEL
|
Original
|
PDF
|
UPB1508GV
UPB1508GV
UPB1508GV-E1
1000/Reel
24-Hour
|
Untitled
Abstract: No abstract text available
Text: SN65LVDS94 www.ti.com SLLS298F – MAY 1998 – REVISED JANUARY 2006 LVDS SERDES RECEIVER FEATURES • • • • • • • • • • • • • • 4:28 Data Channel Expansion at up to 1.904 Gigabits per Second Throughput Suited for Point-to-Point Subsystem
|
Original
|
PDF
|
SN65LVDS94
SLLS298F
|
Untitled
Abstract: No abstract text available
Text: SN75LVDS84A, SN65LVDS84AQ FLATLINK TRANSMITTER SLLS354E – MAY 1999 – REVISED JANUARY 2001 D D D D D D D D D D D D D 21:3 Data Channel Compression at up to 196 Million Bytes per Second Throughput Suited for SVGA, XGA, or SXGA Data Transmission From Controller to Display
|
Original
|
PDF
|
SN75LVDS84A,
SN65LVDS84AQ
SLLS354E
SN75LVDS84.
LVDS84
|
Untitled
Abstract: No abstract text available
Text: SN65LVDS96 www.ti.com SLLS296H – MAY 1998 – REVISED JULY 2006 LVDS SERDES RECEIVER FEATURES • • • • • • • • • • • • • • 3:21 Data Channel Compression at up to 1.428 Gigabits/s Throughput Suited for Point-to-Point Subsystem Communication With Very Low EMI
|
Original
|
PDF
|
SN65LVDS96
SLLS296H
|
|
Untitled
Abstract: No abstract text available
Text: SN75LVDS84A, SN65LVDS84AQ FLATLINK TRANSMITTER SLLS354E – MAY 1999 – REVISED JANUARY 2001 D D D D D D D D D D D D D 21:3 Data Channel Compression at up to 196 Million Bytes per Second Throughput Suited for SVGA, XGA, or SXGA Data Transmission From Controller to Display
|
Original
|
PDF
|
SN75LVDS84A,
SN65LVDS84AQ
SLLS354E
SN75LVDS84.
LVDS84
|
SN75LVDS81
Abstract: SN75LVDS85 DS90C582 HP8656B SN75LVDS82 SN75LVDS84
Text: SN75LVDS82 FLATLINK RECEIVER SLLS259D – NOVEMBER 1996 – REVISED MAY 1999 D D D D D D D D D D D D 4:28 Data Channel Expansion at up to 227.5 Million Bytes per Second Mbytes/s Throughput Suited for SVGA, XGA, or SXGA Display Data Transmission From Controller to
|
Original
|
PDF
|
SN75LVDS82
SLLS259D
20-Mil
SN75LVDS81
SN75LVDS85
DS90C582
HP8656B
SN75LVDS82
SN75LVDS84
|
DS90CR215
Abstract: HP8656B HP8665A SN65LVDS95 SN65LVDS96
Text: SN65LVDS95 LVDS SERDES TRANSMITTER SLLS297G – MAY 1998 – REVISED JUNE 2002 D D D D D D D D D D D D D D DGG PACKAGE TOP VIEW 21:3 Data Channel Compression at up to 1.36 Gigabits per Second Throughput Suited for Point-to-Point Subsystem Communication With Very Low EMI
|
Original
|
PDF
|
SN65LVDS95
SLLS297G
LVDS95
DS90CR215
HP8656B
HP8665A
SN65LVDS95
SN65LVDS96
|
DS90CR286
Abstract: SN65LVDS93 SN65LVDS94 SN65LVDS95
Text: SN65LVDS94 LVDS SERDES RECEIVER SLLS298E – MAY 1998 – REVISED FEBRUARY 2000 D D D D D D D D D D D D D D 4:28 Data Channel Expansion at up to 1.904 Gigabits per Second Throughput Suited for Point-to-Point Subsystem Communication With Very Low EMI 4 Data Channels and Clock Low-Voltage
|
Original
|
PDF
|
SN65LVDS94
SLLS298E
DS90CR286
SN65LVDS93
SN65LVDS94
SN65LVDS95
|
Untitled
Abstract: No abstract text available
Text: SN65LVDS96 LVDS SERDES RECEIVER SLLS296G – MAY 1998 – REVISED JUNE 2002 D D D D D D D D D D D D D D 3:21 Data Channel Expansion at up to 1.3 Gigabits per Second Throughput Suited for Point-to-Point Subsystem Communication With Very Low EMI 3 Data Channels and Clock Low-Voltage
|
Original
|
PDF
|
SN65LVDS96
SLLS296G
|
DS90CR216
Abstract: HP8656B SN65LVDS95 SN65LVDS96 slls296g
Text: SN65LVDS96 www.ti.com SLLS296G – MAY 1998 – REVISED JUNE 2002 LVDS SERDES RECEIVER FEATURES • • • • • • • • • • • • • • 3:21 Data Channel Expansion at up to 1.3 Gigabits per Second Throughput Suited for Point-to-Point Subsystem
|
Original
|
PDF
|
SN65LVDS96
SLLS296G
DS90CR216
HP8656B
SN65LVDS95
SN65LVDS96
slls296g
|
SN75LVDS81
Abstract: DTS2070C HP8656B HP8665A SN75LVDS86
Text: SN75LVDS86 FLATLINK RECEIVER SLLS268C – MARCH 1997 – REVISED MAY 1999 D D D D D D D D D D D D D 3:21 Data Channel Expansion at up to 163 Million Bytes per Second Throughput Suited for SVGA, XGA, or SXGA Display Data Transmission From Controller to Display With Very Low EMI
|
Original
|
PDF
|
SN75LVDS86
SLLS268C
20-Mil
SN75LVDS81
DTS2070C
HP8656B
HP8665A
SN75LVDS86
|
371j
Abstract: No abstract text available
Text: BIPOLAR DIGITAL INTEGRATED CIRCUIT UPB1510GV 3.0 GHz INPUT DIVIDE BY 4 PRESCALER IC FOR DBS TUNERS DESCRIPTION The UPB1510GV is a 3.0 GHz input divide by 4 prescaler IC for DBS tuner applications. This IC is suitable for use of frequency divider for PLL synthesizer block. This IC is a shrink package version of the µPB585G so that this small
|
Original
|
PDF
|
UPB1510GV
UPB1510GV
PB585G
371j
|
Untitled
Abstract: No abstract text available
Text: SN65LVDS96 N-LINK RECEIVER S L L S 2 9 6 A - MAY 1998 - R EVISED - N O VE M B ER 1998 • • • • 3:21 Data Channel Expansion at up to 1.3 Gigabits per Second Throughput Suited for Point-to-Point Subsystem Communication With Very Low EMI 3 Data Channels and Clock Low-Voltage
|
OCR Scan
|
PDF
|
SN65LVDS96
|
Untitled
Abstract: No abstract text available
Text: SN65LVDS96 LVDS SERDES RECEIVER S LLS 296C - MAY 1 9 9 8 - R E V IS E D - FEB R U AR Y 1999 • • • • 3:21 Data Channel Expansion at up to 1.3 Gigabits per Second Throughput Suited for Point-to-Point Subsystem Communication With Very Low EMI 3 Data Channels and Clock Low-Voltage
|
OCR Scan
|
PDF
|
SN65LVDS96
|