GS8342RXX Search Results
GS8342RXX Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
Contextual Info: Preliminary GS8342R08/09/18/36AE-333/300/250/200/167 36Mb SigmaCIO DDR-II Burst of 4 SRAM 165-Bump BGA Commercial Temp Industrial Temp 167 MHz–333 MHz 1.8 V VDD 1.8 V and 1.5 V I/O Features • Simultaneous Read and Write SigmaCIO Interface • Common I/O bus |
Original |
GS8342R08/09/18/36AE-333/300/250/200/167 165-Bump 165-bump, GS834x36E-300T. GS8342R08/09/18/36AE-333/300250/200/167 GS8342RxxA | |
Contextual Info: Preliminary GS8342R08/09/18/36BD-400/350/333/300/250 36Mb SigmaDDR-IITM Burst of 4 SRAM 165-Bump BGA Commercial Temp Industrial Temp Features • Simultaneous Read and Write SigmaDDR Interface • Common I/O bus • JEDEC-standard pinout and package • Double Data Rate interface |
Original |
GS8342R08/09/18/36BD-400/350/333/300/250 165-Bump 165-bump, | |
Contextual Info: GS8342R08/09/18/36AE-333/300/250/200/167 36Mb SigmaCIO DDR-II Burst of 4 SRAM 165-Bump BGA Commercial Temp Industrial Temp 167 MHz–333 MHz 1.8 V VDD 1.8 V and 1.5 V I/O Features • Simultaneous Read and Write SigmaCIO Interface • Common I/O bus • JEDEC-standard pinout and package |
Original |
GS8342R08/09/18/36AE-333/300/250/200/167 165-Bump 165-bump, 144Mbiver GS8342RxxA | |
Contextual Info: Preliminary GS8342R08/09/18/36BD-400/350/333/300/250 36Mb SigmaDDR-IITM Burst of 4 SRAM 165-Bump BGA Commercial Temp Industrial Temp 400 MHz–250 MHz 1.8 V VDD 1.8 V and 1.5 V I/O Features • Simultaneous Read and Write SigmaDDR Interface • Common I/O bus |
Original |
GS8342R08/09/18/36BD-400/350/333/300/250 165-Bump 165-bump, GS8342Rx36BD-300T. | |
Contextual Info: Preliminary GS8342R08/09/18/36E-333/300/250/200/167 36Mb SigmaCIO DDR-II Burst of 4 SRAM 165-Bump BGA Commercial Temp Industrial Temp 167 MHz–333 MHz 1.8 V VDD 1.8 V and 1.5 V I/O Features • Simultaneous Read and Write SigmaCIO Interface • Common I/O bus |
Original |
GS8342R08/09/18/36E-333/300/250/200/167 165-Bump 165-bump, GS8342Rxx | |
32-bit shift registerContextual Info: Preliminary GS8342R08/09/18/36BD-400/350/333/300/250 36Mb SigmaDDR-IITM Burst of 4 SRAM 165-Bump BGA Commercial Temp Industrial Temp Features • Simultaneous Read and Write SigmaDDR Interface • Common I/O bus • JEDEC-standard pinout and package • Double Data Rate interface |
Original |
GS8342R08/09/18/36BD-400/350/333/300/250 165-Bump 165-bump, GS8342Rx36BD-300T. 32-bit shift register | |
Contextual Info: Preliminary GS8342R08/09/18/36AE-333/300/250/200/167 36Mb SigmaCIO DDR-II Burst of 4 SRAM 165-Bump BGA Commercial Temp Industrial Temp 167 MHz–333 MHz 1.8 V VDD 1.8 V and 1.5 V I/O Features • Simultaneous Read and Write SigmaCIO Interface • Common I/O bus |
Original |
GS8342R08/09/18/36AE-333/300/250/200/167 165-Bump 165-bump, mS834x36E-300T. GS8342R08/09/18/36AE-333/300250/200/167 GS8342RxxA | |
Contextual Info: GS8342R08/09/18/36BD-400/350/333/300/250 36Mb SigmaDDR-IITM Burst of 4 SRAM 165-Bump BGA Commercial Temp Industrial Temp Features • Simultaneous Read and Write SigmaDDR Interface • Common I/O bus • JEDEC-standard pinout and package • Double Data Rate interface |
Original |
GS8342R08/09/18/36BD-400/350/333/300/250 165-Bump 165-bump, | |
Contextual Info: GS8342R08/09/18/36AE-250/200/167 36Mb SigmaDDR-II Burst of 4 SRAM • Simultaneous Read and Write SigmaDDR-II™ Interface • Common I/O bus • JEDEC-standard pinout and package • Double Data Rate interface • Byte Write x36, x18, and x9 and Nybble Write (x8) function |
Original |
GS8342R08/09/18/36AE-250/200/167 165-Bump 165-bump, 144Mb | |
Contextual Info: GS8342R08/09/18/36AE-333/300/250/200/167 36Mb SigmaDDR-II Burst of 4 SRAM 165-Bump BGA Commercial Temp Industrial Temp Features • Simultaneous Read and Write SigmaDDR-II™ Interface • Common I/O bus • JEDEC-standard pinout and package • Double Data Rate interface |
Original |
GS8342R08/09/18/36AE-333/300/250/200/167 165-Bump 165-bump, 165-b2RxxA GS8342RxxA | |
Contextual Info: Preliminary GS8342R08/09/18/36AE-333/300/250/200/167 36Mb SigmaCIO DDR-II Burst of 4 SRAM 165-Bump BGA Commercial Temp Industrial Temp 167 MHz–333 MHz 1.8 V VDD 1.8 V and 1.5 V I/O Features • Simultaneous Read and Write SigmaCIO Interface • Common I/O bus |
Original |
GS8342R08/09/18/36AE-333/300/250/200/167 165-Bump 165-bump, GS8342RxxA | |
Contextual Info: Preliminary GS8342R08/18/36E-400/300/250/200/167 36Mb SigmaCIO DDR-II Burst of 4 SRAM 165-Bump BGA Commercial Temp Industrial Temp 167 MHz–400 MHz 1.8 V VDD 1.8 V and 1.5 V I/O Features • Simultaneous Read and Write SigmaCIO Interface • Common I/O bus |
Original |
GS8342R08/18/36E-400/300/250/200/167 165-Bump 165-bump, 144Mb GS834x36E-300T. GS8342Rxx | |
Contextual Info: Preliminary GS8342R08/09/18/36BD-400/350/333/300/250 36Mb SigmaDDR-IITM Burst of 4 SRAM 165-Bump BGA Commercial Temp Industrial Temp 400 MHz–250 MHz 1.8 V VDD 1.8 V and 1.5 V I/O Features • Simultaneous Read and Write SigmaDDR Interface • Common I/O bus |
Original |
GS8342R08/09/18/36BD-400/350/333/300/250 165-Bump 165-bump, GS8342Rx36BD-300T. | |
Contextual Info: GS8342R08/09/18/36BD-400/350/333/300/250 36Mb SigmaDDR-IITM Burst of 4 SRAM 165-Bump BGA Commercial Temp Industrial Temp Features • Simultaneous Read and Write SigmaDDR Interface • Common I/O bus • JEDEC-standard pinout and package • Double Data Rate interface |
Original |
GS8342R08/09/18/36BD-400/350/333/300/250 165-Bump 165-bump, 36MIndustrial | |
|
|||
GS8342R18AGE-250Contextual Info: GS8342R08/09/18/36AE-333/300/250/200/167 36Mb SigmaCIO DDR-II Burst of 4 SRAM 165-Bump BGA Commercial Temp Industrial Temp 167 MHz–333 MHz 1.8 V VDD 1.8 V and 1.5 V I/O Features • Simultaneous Read and Write SigmaCIO Interface • Common I/O bus • JEDEC-standard pinout and package |
Original |
GS8342R08/09/18/36AE-333/300/250/200/167 165-Bump 165-bump, GS8342RxxA GS8342R18AGE-250 |