iodelay
Abstract: XAPP880 OSERDES pmbus verilog FIFO18E1 ML605 ISERDES example ml605 XAPP855 samtec QSE
Text: Application Note: Virtex-6 FPGAs SFI-4.1 16-Channel SDR Interface with Bus Alignment Using Virtex-6 FPGAs XAPP880 v1.0 February 10, 2010 Author: Vasu Devunuri Summary This application note describes an SFI-4.1 reference design that implements the OIF-SFI4-01.01 interface [Ref 1], a 16-channel, source-synchronous LVDS interface operating
|
Original
|
16-Channel
XAPP880
OIF-SFI4-01
16-channel,
iodelay
XAPP880
OSERDES
pmbus verilog
FIFO18E1
ML605
ISERDES
example ml605
XAPP855
samtec QSE
|
PDF
|
RTL 8188
Abstract: RAMB18SDP RAMB36 UG190 XC5VLX XC5VLX220T XC5VLX85T RAM32X1D SRLC32E xilinx jtag cable spartan 3
Text: Virtex-5 FPGA User Guide UG190 v5.2 November 5, 2009 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the
|
Original
|
UG190
SSTL18
RTL 8188
RAMB18SDP
RAMB36
UG190
XC5VLX
XC5VLX220T
XC5VLX85T
RAM32X1D
SRLC32E
xilinx jtag cable spartan 3
|
PDF
|
XC7K325TFFG900-2
Abstract: XC7K325TFFG900 PC28F00AP30TF XC7K325T-ffg900 pc28f00ap30 adv7511 pcie microblaze RS232-UART pc28f00 DSP48E1s
Text: 29 AXI Interface Based KC705 Embedded Kit MicroBlaze Processor Subsystem Data Sheet DS669 v1.1 November 2, 2012 Product Specification Introduction The KC705 Embedded Kit MicroBlaze Processor Subsystem showcases various features of the KC705 evaluation board.
|
Original
|
KC705
DS669
XC7K325TFFG900-2
XC7K325TFFG900
PC28F00AP30TF
XC7K325T-ffg900
pc28f00ap30
adv7511
pcie microblaze
RS232-UART
pc28f00
DSP48E1s
|
PDF
|
mce 2500 microphone
Abstract: PEUL70511-01 C807 009C MD10 MD11 MD14 ML7050LA 0934H C803C
Text: PEUL70511-01 Preliminary ML70511 Family User’s Manual Bluetooth LSI Issue Date: September 2, 2002 Notation Classification Notation • Numeric value Description xxH xxb Represents a hexadecimal number Represents a binary number • Unit Word, W byte, B nibble, N
|
Original
|
PEUL70511-01
ML70511
mce 2500 microphone
PEUL70511-01
C807
009C
MD10
MD11
MD14
ML7050LA
0934H
C803C
|
PDF
|
Xilinx spartan xc3s400_ft256
Abstract: XC3S400_FT256 XC3S400PQ208 XC3S250EPQ208 xc3s400TQ144 XC3S400FT256 xc3s1400afg676 XC3S700AFG484 XC3S500EPQ208 XC3S200FT256
Text: Memory Interface Solutions User Guide UG086 v3.3 December 2, 2009 R R Xilinx is disclosing this Document and Intellectual Property (hereinafter “the Design”) to you for use in the development of designs to operate on, or interface with Xilinx FPGAs. Except as stated herein, none of the Design may be copied, reproduced, distributed, republished,
|
Original
|
UG086
DQS10
DQS11
DQS12
DQS13
DQS14
DQS15
DQS16
DQS17
Xilinx spartan xc3s400_ft256
XC3S400_FT256
XC3S400PQ208
XC3S250EPQ208
xc3s400TQ144
XC3S400FT256
xc3s1400afg676
XC3S700AFG484
XC3S500EPQ208
XC3S200FT256
|
PDF
|
RAMB18E1
Abstract: FIFO36E1 FIFO18E1 RAMB36E1 RAMB36SDP FIFO18 RAMB18SDP RAMB36E1 read back Virtex-5 Ethernet development fifo vhdl
Text: Virtex-6 FPGA Memory Resources User Guide UG363 v1.3.1 January 19, 2010 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the
|
Original
|
UG363
64-bit
72-bit
RAMB18E1
FIFO36E1
FIFO18E1
RAMB36E1
RAMB36SDP
FIFO18
RAMB18SDP
RAMB36E1 read back
Virtex-5 Ethernet development
fifo vhdl
|
PDF
|
RAMB36E1
Abstract: RAMB18E1
Text: 7 Series FPGAs Memory Resources User Guide UG473 v1.9 October 2, 2013 The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL
|
Original
|
UG473
64-bit
72-bit
RAMB36E1
RAMB18E1
|
PDF
|
3528 pwm 20 PINS
Abstract: PC10 PC11 HT82A836R
Text: HT82A836R USB Audio MCU Technical Document • Tools Information · FAQs · Application Note - HA0075E MCU Reset and Oscillator Circuits Application Note Features · USB 2.0 full speed compatible · 352´8 Data Memory in two banks · USB spec V1.1 full speed operation and USB audio
|
Original
|
HT82A836R
HA0075E
6M/12MHz:
12-bit
16-bit
3528 pwm 20 PINS
PC10
PC11
HT82A836R
|
PDF
|
RAMB36E1
Abstract: FIFO36 asynchronous fifo vhdl UG363 verilog code hamming vhdl code for 8 bit parity generator vhdl code for 9 bit parity generator vhdl code hamming DSP48E1 RAMB36
Text: Virtex-6 FPGA Memory Resources User [optional] Guide UG363 v1.0 June 24, 2009 [optional] Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the
|
Original
|
UG363
64-bit
72-bit
RAMB36E1
FIFO36
asynchronous fifo vhdl
UG363
verilog code hamming
vhdl code for 8 bit parity generator
vhdl code for 9 bit parity generator
vhdl code hamming
DSP48E1
RAMB36
|
PDF
|
RTL 8188
Abstract: RAMB18SDP differential amplifier cascade output UG190 vhdl code hamming ecc t3 bel 187 TRANSISTOR REPLACEMENT GUIDE 20303 RAMB36 FPGA Virtex 6
Text: Virtex-5 FPGA User Guide UG190 v5.0 June 19, 2009 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the
|
Original
|
UG190
SSTL18
RTL 8188
RAMB18SDP
differential amplifier cascade output
UG190
vhdl code hamming ecc
t3 bel 187
TRANSISTOR REPLACEMENT GUIDE
20303
RAMB36
FPGA Virtex 6
|
PDF
|
RTL 8188
Abstract: UG190 RAMB36 301071207 DO310 TRANSISTOR REPLACEMENT GUIDE XC5VLX220T XC5VLX85T RAMB18SDP
Text: Virtex-5 FPGA User Guide UG190 v4.4 December 2, 2008 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the
|
Original
|
UG190
SSTL18
RTL 8188
UG190
RAMB36
301071207
DO310
TRANSISTOR REPLACEMENT GUIDE
XC5VLX220T
XC5VLX85T
RAMB18SDP
|
PDF
|
FIFO18E1
Abstract: UG363 FIFO36E1 RAMB36E1 RAMB18E1 ramb18 RAMB36SDP vhdl code for asynchronous fifo VIRTEX-6 UG363 RAMB36
Text: Virtex-6 FPGA Memory Resources User Guide UG363 v1.5 August 3, 2010 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the
|
Original
|
UG363
64-bit
72-bit
FIFO18E1
UG363
FIFO36E1
RAMB36E1
RAMB18E1
ramb18
RAMB36SDP
vhdl code for asynchronous fifo
VIRTEX-6 UG363
RAMB36
|
PDF
|
08B4H
Abstract: c803c CVSD pcm B800-0010H 09F0 09E8H 08B8H TU-S9 21EP4
Text: PJUL70511-01 暫定 ML70511 ファミリ ユーザーズマニュアル Bluetooth LSI 発行日 2002 年 2 月 28 日 表記法 分類 表記法 説明 • 数値 xxH xxb 16 進数を表します。 2 進数を表します。 ■ 単位 ワード, WORD バイト, BYTE
|
Original
|
ML70511
PJUL70511-01
009CH
ADSNM02
ADSNM01
ADSNM00
08B4H
c803c
CVSD pcm
B800-0010H
09F0
09E8H
08B8H
TU-S9
21EP4
|
PDF
|
XC7K325TFFG900
Abstract: XC7K325TFFG900-2 kintex7 XC7K325TFFG900 -2
Text: 28 AXI Interface Based KC705 Embedded Kit MicroBlaze Processor Subsystem Data Sheet DS669 v2.0 April 23, 2013 Product Specification Introduction The KC705 Embedded Kit MicroBlaze Processor Subsystem showcases various features of the KC705 evaluation board.
|
Original
|
KC705
DS669
KC705
XC7K325TFFG900
XC7K325TFFG900-2
kintex7
XC7K325TFFG900 -2
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: HT82A836R USB Audio MCU Technical Document • Application Note - HA0075E MCU Reset and Oscillator Circuits Application Note Features · USB 2.0 full speed compatible · 352´8 Data Memory in two banks · USB spec V1.1 full speed operation and USB audio · Programmable frequency divider function
|
Original
|
HT82A836R
HA0075E
6M/12MHz:
16-bit
12-bit
|
PDF
|
Untitled
Abstract: No abstract text available
Text: HT82A836R USB Audio MCU Technical Document • Application Note - HA0075E MCU Reset and Oscillator Circuits Application Note Features · USB 2.0 full speed compatible · 352´8 Data Memory in two banks · USB spec V1.1 full speed operation and USB audio · Programmable frequency divider function
|
Original
|
HT82A836R
HA0075E
6M/12MHz:
12-bit
16-bit
|
PDF
|
Untitled
Abstract: No abstract text available
Text: USB Audio MCU HT82A824R Revision: V1.00 Date: �������������� April 14, 2011 HT82A824R USB Audio MCU Table of Contents Features. 7
|
Original
|
HT82A824R
|
PDF
|
ISERDES
Abstract: OSERDES XAPP856 XAPP860 P/N146071 XAPP855 FIFO36 ML550 samtec QSE iodelay
Text: Application Note: Virtex-5 FPGAs R XAPP856 v1.2 May 19, 2007 SFI-4.1 16-Channel SDR Interface with Bus Alignment Author: Greg Burton Summary This application note describes an SFI-4.1 interface, a 16-channel, source-synchronous LVDS interface operating at single data rate (SDR). The transmitter (TX) requires 16 LVDS pairs for
|
Original
|
XAPP856
16-Channel
16-channel,
ISERDES
OSERDES
XAPP856
XAPP860
P/N146071
XAPP855
FIFO36
ML550
samtec QSE
iodelay
|
PDF
|
XAPP855
Abstract: ISERDES OSERDES iodelay P/N146071 ML550 PRBS23 XAPP860 FIFO18
Text: Application Note: Virtex-5 FPGAs 16-Channel, DDR LVDS Interface with Per-Channel Alignment R XAPP855 v1.0 October 13, 2006 Author: Greg Burton Summary This application note describes a 16-channel, source-synchronous LVDS interface operating at double data rate (DDR). The transmitter (TX) requires 16 LVDS pairs for data and one LVDS
|
Original
|
16-Channel,
XAPP855
XAPP855
ISERDES
OSERDES
iodelay
P/N146071
ML550
PRBS23
XAPP860
FIFO18
|
PDF
|
SP006
Abstract: verilog code for pci express memory transaction ML505 h1h2 XC5VLX110T-1FF1136 UG197 h3d1 multi context FPGA XAPP869 ML523
Text: Application Note: Virtex-5 Family Point-to-Point Connectivity Using Integrated Endpoint Block for PCI Express Designs R XAPP869 v1.0 October 4, 2007 Summary Authors: Sunita Jain and Guru Prasanna This application note provides a reference design for point-to-point (FPGA to FPGA)
|
Original
|
XAPP869
SP006
verilog code for pci express memory transaction
ML505
h1h2
XC5VLX110T-1FF1136
UG197
h3d1
multi context FPGA
XAPP869
ML523
|
PDF
|
Untitled
Abstract: No abstract text available
Text: USB Audio MCU HT82A824R Revision: V1.00 Date: April 14, 2011 HT82A824R USB Audio MCU Table of Contents Features . 7 CPU Features .7
|
Original
|
HT82A824R
48-pin
|
PDF
|
XAPP860
Abstract: ISERDES OSERDES ISERDES spartan 6 X8601 ML550 XAPP855 DS202 iodelay 400Mbs
Text: Application Note: Virtex-5 FPGAs R XAPP860 v1.1 July 17, 2008 Summary 16-Channel, DDR LVDS Interface with Real-Time Window Monitoring Author: Brandon Day This application note describes a 16-channel, source-synchronous LVDS interface operating at double data rate (DDR). The transmitter (TX) requires 16 LVDS pairs for data and one LVDS
|
Original
|
XAPP860
16-Channel,
XAPP860
ISERDES
OSERDES
ISERDES spartan 6
X8601
ML550
XAPP855
DS202
iodelay
400Mbs
|
PDF
|
RGMII constraints
Abstract: axi ethernet lite software example XC7VX330T-FFG1761 ramb16bwer vhdl code for ethernet mac lite spartan 3 cisco 2821 SPARTAN-6 gtp 2011 0x000005fc XC7V585T-FFG1761 AXI4 lite verilog
Text: LogiCORE IP AXI Ethernet v3.00a DS759 November 17, 2011 Product Specification Introduction LogiCORE IP Facts Table This document provides the design specification for the LogiCORE IP AXI Ethernet core. This core implements a tri-mode (10/100/1000 Mb/s) Ethernet
|
Original
|
DS759
1000BASE-X
32-bit
RGMII constraints
axi ethernet lite software example
XC7VX330T-FFG1761
ramb16bwer
vhdl code for ethernet mac lite spartan 3
cisco 2821
SPARTAN-6 gtp 2011
0x000005fc
XC7V585T-FFG1761
AXI4 lite verilog
|
PDF
|