H9720
Abstract: m06g Marking Code SMD databook 937DMQB jm38510/10201bca 5962-8866207NA national semiconductor databook Motorola transistor smd marking codes DM54LS279J lm723
Text: N MILITARY / AEROSPACE DESIGN/PROCESS CHANGE NOTIFICATION PCN Nr: 1997 Listing GIDEP Nr: GIDEP Category: Issued: 01/21/97 TRB Nr: This is to advise you that a Design and/or Process Change will be made to the following MIL/AERO product s : Product ID (Description):
|
Original
|
PDF
|
501MPA
LM160J/883
LM161H-MLS
LM161H-SMD
LM161H/883
LM161J-SMD
LM161J/883
LM185-ADJ
LM185-2
LM185H-2
H9720
m06g
Marking Code SMD databook
937DMQB
jm38510/10201bca
5962-8866207NA
national semiconductor databook
Motorola transistor smd marking codes
DM54LS279J
lm723
|
54LS42
Abstract: L042 LS42
Text: MICROCIRCUIT DATA SHEET Original Creation Date: 04/23/98 Last Update Date: 06/16/98 Last Major Revision Date: 04/23/98 MNDM54LS42-X REV 1A0 BCD/DECIMAL DECODER General Description The LS42 is a mutipurpose decoder. For any valid input combination, one and only one
|
Original
|
PDF
|
MNDM54LS42-X
54LS42
DM54LS42J/883
DM54LS42W/883
MIL-STD-883,
M0001253
54LS42
L042
LS42
|
54LS42
Abstract: 54LS42DMQB 54LS42FMQB DM54LS42 DM54LS42J DM54LS42W DM74LS42 DM74LS42M DM74LS42N J16A
Text: 54LS42 DM54LS42 DM74LS42 BCD Decimal Decoders General Description Features These BCD-to-decimal decoders consist of eight inverters and ten four-input NAND gates The inverters are connected in pairs to make BCD input data available for decoding by the NAND gates Full decoding of input logic ensures
|
Original
|
PDF
|
54LS42
DM54LS42
DM74LS42
4-line-to-16-line
54LS42)
54LS42DMQB
54LS42FMQB
DM54LS42J
DM54LS42W
DM74LS42M
DM74LS42N
J16A
|
Untitled
Abstract: No abstract text available
Text: 54LS42,DM54LS42,DM74LS42 54LS42 DM54LS42 DM74LS42 BCD to Decimal Decoders Literature Number: SNOS309A 54LS42 DM54LS42 DM74LS42 BCD Decimal Decoders General Description Features These BCD-to-decimal decoders consist of eight inverters and ten four-input NAND gates The inverters are connected in pairs to make BCD input data available for decoding
|
Original
|
PDF
|
54LS42
DM54LS42
DM74LS42
DM74LS42
SNOS309A
|
Untitled
Abstract: No abstract text available
Text: & June 1989 54LS42/DM54LS42/DM74LS42 BCD/Decimal Decoders General Description Features These BCD-to-decimal decoders consist of eight inverters and ten, four-input NAND gates. The inverters are connect ed in pairs to make BCD input data available for decoding
|
OCR Scan
|
PDF
|
54LS42/DM54LS42/DM74LS42
4-line-to-16-line
54LS42)
|
Untitled
Abstract: No abstract text available
Text: LS42 National Semiconductor 54LS42/DM54LS42/DM74LS42 BCD/Decimal Decoders General Description Features These BCD-to-decimal decoders consist of eight inverters and ten, four-input NAND gates. The inverters are connect ed in pairs to make BCD input data available for decoding
|
OCR Scan
|
PDF
|
54LS42/DM54LS42/DM74LS42
4-iine-to-16-line
54LS42)
|
Untitled
Abstract: No abstract text available
Text: LS42 ÉSA National ISemiconductor 54LS42/DM54LS42/DM74LS42 BCD/Decimal Decoders General Description Features These BCD-to-decimal decoders consist of eight inverters and ten, four-input NAND gates. The inverters are connect ed in pairs to make BCD input data available for decoding
|
OCR Scan
|
PDF
|
16-line
54LS42)
54LS42/DM54LS42/DM74LS42
|
Untitled
Abstract: No abstract text available
Text: LS42 ZWÄNational éLm Semiconductor 54LS42/DM54LS42/DM74LS42 BCD/Decimal Decoders General Description Features These BCD-to-decimal decoders consist of eight inverters and ten, four-input NAND gates. The inverters are connect ed in pairs to make BCD input data available for decoding
|
OCR Scan
|
PDF
|
54LS42/DM54LS42/DM74LS42
4-line-to-16-line
54LS42)
|
1dz 2
Abstract: 54LS42 54LS42DMQB 54LS42FMQB DM54LS42J DM54LS42W DM74LS42M DM74LS42N J16A M16A
Text: June 1989 54LS42/DM54LS42/DM74LS42 BCD/Decimal Decoders General Description Features These BCD-to-decimal decoders consist of eight inverters and ten, four-input NAND gates. The inverters are connect ed in pairs to make BCD input data available for decoding
|
OCR Scan
|
PDF
|
54LS42/DM54LS42/DM74LS42
4-line-to-16-line
54LS42)
1dz 2
54LS42
54LS42DMQB
54LS42FMQB
DM54LS42J
DM54LS42W
DM74LS42M
DM74LS42N
J16A
M16A
|
Untitled
Abstract: No abstract text available
Text: NATIONAL SEMICOND {LOGIC} 31E D • bSOUSS DOfc.'iTÖS =5 ■ LS42 National Semiconductor 54LS42/DM54LS42/DM74LS42 BCD/Decimal Decoders General Description Features These BCD-to-decimal decoders consist of eight inverters and ten, four-input NAND gates. The inverters are connect
|
OCR Scan
|
PDF
|
54LS42/DM54LS42/DM74LS42
4-line-to-16-line
54LS42)
TUF/0365-1
54LS42DMQB,
54LS42FMQB,
DM54LS42J,
DM54LS42W,
DM74LS42M
DM74LS42N
|
Untitled
Abstract: No abstract text available
Text: June 1989 Semiconductor & 54LS42/DM54LS42/DM74LS42 BCD/Decimal Decoders General Description Features These BCD-to-decimal decoders consist of eight inverters and ten, four-input NAND gates. The inverters are connect ed in pairs to make BCD input data available for decoding
|
OCR Scan
|
PDF
|
54LS42/DM54LS42/DM74LS42
4-line-to-16-line
54LS42)
|