AD7265
Abstract: AD7266 AD8022 TMS320C541
Text: Differential/Single-Ended Input, Dual 2 MSPS, 12-Bit, 3-Channel SAR ADC AD7266 FEATURES FUNCTIONAL BLOCK DIAGRAM REF SELECT The conversion process and data acquisition use standard control inputs allowing easy interfacing to microprocessors or DSPs. The input signal is sampled on the falling edge of CS;
|
Original
|
12-Bit,
AD7266
AD7266
32-Lead
CP-32-2
SU-32-2
AD7265
AD8022
TMS320C541
|
PDF
|
DB9 connector screwdriver
Abstract: conector db9 E102 E103 DB-9 CONECTOR
Text: Español 2 3 Observer les mesures de précaution nécessaires lors du maniement des composants sensibles aux décharges électrostatiques EN 61340-5-1 et EN 61340-5-2 ainsi que selon CEI 61340-5-1 et CEI 61340-5-2 ! Français Preparación Antes de montar la unidad base, debe
|
Original
|
NLC-IO-06I-04QTP-01A
NLC-IO-06I-04QTN-01A
2435B
DB9 connector screwdriver
conector db9
E102
E103
DB-9 CONECTOR
|
PDF
|
DB10A
Abstract: AD7356 AD7356BRUZ DB10 DB11B
Text: Differential Input, Dual, 5 MSPS, 12-Bit, SAR ADC AD7356 Preliminary Technical Data FEATURES Dual 12-bit SAR ADC Simultaneous Sampling Throughput rate: 5 MSPS Per Channel Specified for VDD of 2.5 V No latency to 12 bits Power dissipation: 35 mW at 5 MSPS On-chip reference:
|
Original
|
12-Bit,
AD7356
12-bit
10ppm/
16-lead
12-BIT
AD7356BRUZ
AD7356BRUZ-500RL7
DB10A
AD7356
AD7356BRUZ
DB10
DB11B
|
PDF
|
HX8817
Abstract: PW084XS1 HYHX8817-084XS1 30 pin LCD connector
Text: Version:2.0 SPECIFICATION HYHX8817-084XS1 er Approved Approved By Prepared By Date: 2005.1.10 All information is subject to change without notice . Please confirm the sales representation before starting to design your system -1- CONTENTS General Description………………………………………………………….3
|
Original
|
HYHX8817-084XS1
PW084XS1
HX8817
HYHX8817-084XS1
30 pin LCD connector
|
PDF
|
BS2779 BSP THREAD
Abstract: IEC60079-14 EX-35-B-1-0-20-M20 M32 nylon cable gland 602 GB Series AMPHENOL dts01 galvanised conduit hazardous area ZP-C-2520-12 Radsok Amphenol Radsok
Text: Amphenol Cable Glands and Cord Grips 12-055 Amphenol Table of Contents Introduction Amphenol® Cable Glands Page Number 1 2-3 ATEX Approved Glands Featuring Elastometric Seals EX-20 4-5 EX-25 6-7 EE-30 8-9 EX-35 10-11 EX-40 12-13 EX-45 14-15 EE-RG 16-17
|
Original
|
EX-20
EX-25
EE-30
EX-35
EX-40
EX-45
EX-50
EX-55
EX-60
EX-65
BS2779 BSP THREAD
IEC60079-14
EX-35-B-1-0-20-M20
M32 nylon cable gland
602 GB Series AMPHENOL
dts01
galvanised conduit hazardous area
ZP-C-2520-12
Radsok
Amphenol Radsok
|
PDF
|
AD7262
Abstract: AD1582 AD780 DB10 lfcsp_VQ package
Text: 1 MSPS, 12-Bit, Simultaneous Sampling SAR ADC with PGA and Four Comparators AD7262 FEATURES FUNCTIONAL BLOCK DIAGRAM VREF A AVCC REF VA + VA– AD7262 BUF PGA 12-BIT SUCCESSIVE APPROXIMATION ADC T/H OUTPUT DRIVERS SCLK CAL CS REFSEL G0 G1 G2 G3 VDRIVE CONTROL
|
Original
|
12-Bit,
AD7262
AD7262-5
48-lead
AD7262
AD1582
AD780
DB10
lfcsp_VQ package
|
PDF
|
s101 sot23-6
Abstract: IDC18 2XX320 J101 J102 N-7075 nRF24E1 S101 9G49 spdt 12v 150 OHM relay
Text: PRODUCT SPECIFICATION Q5 (9%2$5' nRF24E1 Evaluation board *(1(5$/ '(6&5,37,21 This document describes the Q5)((9%2$5' and its use with the Nordic VLSI Q5)( Single Chip 2.4 GHz RF transceiver with embedded 8051 micro controller and 9 channel 12 bit ADC.
|
Original
|
nRF24E1
N-7075
s101 sot23-6
IDC18
2XX320
J101
J102
S101
9G49
spdt 12v 150 OHM relay
|
PDF
|
South Bridge ALI M1535
Abstract: XC2VP30-FF896 Xilinx XC2VP30-FF896 ali m1535 M1535 ALi M1535D XC2VP30FF896 M1535D manual ALi M1535D us power supply atx 250w schematic
Text: ML310 User Guide Virtex-II Pro Embedded Development Platform UG068 v1.1.5 February 1, 2007 R R Xilinx is disclosing this Document and Intellectual Property (hereinafter “the Design”) to you for use in the development of designs to operate on, or interface with Xilinx FPGAs. Except as stated herein, none of the Design may be copied, reproduced, distributed, republished,
|
Original
|
ML310
UG068
South Bridge ALI M1535
XC2VP30-FF896
Xilinx XC2VP30-FF896
ali m1535
M1535
ALi M1535D
XC2VP30FF896
M1535D
manual ALi M1535D
us power supply atx 250w schematic
|
PDF
|
ADB 424
Abstract: No abstract text available
Text: 1234567894ABCDEF69 1234567894ABCDEF69 123456783 29ABCDEFD 4252757457DC7 234C25DC4E4E F569! 69! ""5##52$ 17E %4C3F&953'A48 7CD45 4DCCBC54B4F565 A7 ) 7#*C24 x × 2D9AD
|
Original
|
1234567894ABCDEF69
29ABCDEFD
ADB 424
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Differential/Single-Ended Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC AD7265 FEATURES FUNCTIONAL BLOCK DIAGRAM REF SELECT The conversion process and data acquisition use standard control inputs allowing easy interfacing to microprocessors or DSPs. The input signal is sampled on the falling edge of CS;
|
Original
|
12-Bit,
AD7265
AD7265
EVAL-AD7265CB)
D04674-0-11/06
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Differential/Single-Ended Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC AD7265 FEATURES FUNCTIONAL BLOCK DIAGRAM REF SELECT REF The conversion process and data acquisition use standard control inputs allowing easy interfacing to microprocessors or DSPs. The input signal is sampled on the falling edge of CS;
|
Original
|
12-Bit,
AD7265
AD7265
EVAL-AD7265CB)
D04674-0-11/06
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 1234567894ABCDEF69 1234567894ABCDEF69 123456783 29ABCDEFD 4252757457DC7 234C25DC4E4E !F566" 6#" $$5%%52& 17E '4C3F$53 A48 7CD45*4DCCBC54B4F565 A7!* 7%+C24 x × 2D9AD 11.0 ±0.4
|
Original
|
1234567894ABCDEF69
29ABCDEFD
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Differential/Single-Ended Input, Dual 2 MSPS, 12-Bit, 3-Channel SAR ADC AD7266 FUNCTIONAL BLOCK DIAGRAM FEATURES REF SELECT REF The conversion process and data acquisition use standard control inputs allowing easy interfacing to microprocessors or DSPs. The input signal is sampled on the falling edge of CS;
|
Original
|
12-Bit,
AD7266
AD7266
32-Lead
CP-32-2
SU-32-2
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Differential Input, Dual, Simultaneous Sampling, 5 MSPS, 12-Bit, SAR ADC AD7356 FEATURES APPLICATIONS Data acquisition systems Motion control I and Q demodulation FUNCTIONAL BLOCK DIAGRAM VDD VDRIVE AD7356 VINA+ 12-BIT SUCCESSIVE APPROXIMATION ADC T/H VINA–
|
Original
|
12-Bit,
AD7356
12-bit
16-lead
|
PDF
|
|
TMS320C5411
Abstract: SPORT01 ADSP-BF53x AD8022 DB10 TMS320C541 AD7265 AD7266 04603041
Text: ֶݴ/܋ڇĂມࢃ2 MSPSĂ 12࿋Ă3ཚڢSAR ADC AD7266 ༬Ⴀ ࠀీ ມࢃ12࿋Ă3ཚڢADC REF SELECT DCAPA AVDD DVDD ཾུ୲ǖ2 MSPS REF ۉۨܮუ VDD ǖ2.7 V5.25 V AD7266 VA1 9 mW(1.5 MSPSLj3 Vۉᇸ)
|
Original
|
AD7266
12-BIT
-/QSPITM-/MICROWIRETM-/DSP-40
AD7265
AD7266BCPZ
AD7266BCPZ-REEL71
AD7266BCPZ-REEL1
AD7266BSUZ1
TMS320C5411
SPORT01
ADSP-BF53x
AD8022
DB10
TMS320C541
AD7265
AD7266
04603041
|
PDF
|
AD7366
Abstract: AD7366-5 AD7367 circuit diagram "0-10V" industrial interface
Text: Preliminary Technical Data True Bipolar Input, Dual 1 s, 12-Bit, 2-Channel SAR ADC AD7366 FEATURES Dual 12-bit, 2-channel ADC True Bipolar Analog Inputs Programmable Input Ranges ±10, ±5, 0 to 10 V Throughput rate: 1 MSPS Simultaneous conversion with read in less than 1μs
|
Original
|
12-Bit,
AD7366
24-lead
AD7367
12-BIT
RU-24
AD7366BRUZ1
AD7366
AD7366-5
AD7367
circuit diagram "0-10V" industrial interface
|
PDF
|
AD7265
Abstract: AD7266 AD8022 TMS320C541
Text: Differential/Single-Ended Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC AD7265 FEATURES REF SELECT REF DCAPA AVDD DVDD BUF AD7265 VA1 VA2 VA3 VA4 MUX T/H 12-BIT SUCCESSIVE APPROXIMATION ADC OUTPUT DRIVERS VA5 SCLK CS RANGE SGL/DIFF A0 A1 A2 VA6 CONTROL LOGIC
|
Original
|
12-Bit,
AD7265
12-BIT
AD7265
multiplex-32-3
SU-32-2
AD7266
AD8022
TMS320C541
|
PDF
|
E99A
Abstract: D79f ED89 E17A ST E954 d697 marking d1f3 111rr011 EE5555 D685 97
Text: Reference Manual A G R E E M E N T CPU12 N O N - D I S C L O S U R E HC12 R E Q U I R E D Order this document by CPU12RM/AD Rev. 1.0 R E Q U I R E D A G R E E M E N T N O N - D I S C L O S U R E Motorola reserves the right to make changes without further notice to
|
Original
|
CPU12RM/AD
CPU12
CPU12RM/AD
E99A
D79f
ED89
E17A
ST E954
d697 marking
d1f3
111rr011
EE5555
D685 97
|
PDF
|
AD7265
Abstract: AD7266 AD8022 TMS320C541 SCR PULSE transformer circuit AD72651 DB9A
Text: Differential/Single-Ended Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC AD7265 FEATURES FUNCTIONAL BLOCK DIAGRAM REF SELECT The conversion process and data acquisition use standard control inputs allowing easy interfacing to microprocessors or DSPs. The input signal is sampled on the falling edge of CS;
|
Original
|
12-Bit,
AD7265
AD7265
EVAL-AD7265CB)
D04674-0-11/06
AD7266
AD8022
TMS320C541
SCR PULSE transformer circuit
AD72651
DB9A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 1234567894ABCDEF69 1234567894ABCDEF69 1234562783 29ABCDEFD 4C45E57457DC7 234C25D C4E4E ! " #F599 96$ 6$ 52% 17E &4C3 F9'35 A48 7CD45*4DCCBC5!4B4F565 A7#* 7+C24 34 x × DC9F2F
|
Original
|
1234567894ABCDEF69
29ABCDEFD
52D583
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 1234567894ABCDEF69 1234567894ABCDEF69 12345678 29ABCDEFD 4C45E57457DC7 234C25DC4E4E CEC3575 CEC35B723452C3F599!D5 #F69$ 69$ %552& " 17E '4C3F $3 A48* 7CD45+4DCCBC5"4B4F565 A7#+ 7,C24
|
Original
|
1234567894ABCDEF69
29ABCDEFD
3F599
4F591
A4BCD4EF59
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 1 MSPS, 12-Bit, Simultaneous Sampling SAR ADC with PGA and Four Comparators AD7262 FUNCTIONAL BLOCK DIAGRAM FEATURES VREF A AVCC REF VA + VA– AD7262 BUF PGA 12-BIT SUCCESSIVE APPROXIMATION ADC T/H OUTPUT DRIVERS SCLK CAL CS REFSEL G0 G1 G2 G3 VDRIVE CONTROL
|
Original
|
12-Bit,
AD7262
AD7262-5
48-lead
|
PDF
|
CXA 1538 S
Abstract: No abstract text available
Text: 1 MSPS, 12-Bit, Simultaneous Sampling SAR ADC with PGA and Four Comparators AD7262 FEATURES FUNCTIONAL BLOCK DIAGRAM VREF A AVCC REF VA + VA– AD7262 BUF PGA 12-BIT SUCCESSIVE APPROXIMATION ADC T/H OUTPUT DRIVERS SCLK CAL CS REFSEL G0 G1 G2 G3 VDRIVE CONTROL
|
Original
|
12-Bit,
AD7262
AD7262-5
48-lead
CXA 1538 S
|
PDF
|
AD7356
Abstract: AD7356BRUZ DB10 DB10A DB11B
Text: Preliminary Technical Data Differential Input,Dual,Simultaneous Sampling, 5 MSPS, 12-Bit, SAR ADC AD7356 FEATURES Dual 12-bit SAR ADC Simultaneous Sampling Throughput rate: 5 MSPS Per Channel Specified for VDD of 2.5 V No latency to 12 bits Power dissipation:
|
Original
|
12-Bit,
AD7356
12-bit
10ppm/
16-lead
12-BIT
MO-153-AB
16-LeadThin
AD7356
AD7356BRUZ
DB10
DB10A
DB11B
|
PDF
|