CY7C1311CV18 Search Results

CY7C1311CV18 Price and Stock

Filter by Manufacturer


Infineon Technologies AG CY7C1311CV18-200BZC IC SRAM 18MBIT PARALLEL 165FBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	CY7C1311CV18-200BZC	Tray				1 - 10 - 100 - 1000 - 10000 -	Buy Now
Rochester Electronics LLC CY7C1311CV18-200BZC IC SRAM 18MBIT PARALLEL 165FBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	CY7C1311CV18-200BZC	Tray			10	1 - 10 $31.96 100 $31.96 1000 $31.96 10000 $31.96	Buy Now
Infineon Technologies AG CY7C1311CV18-250BZC IC SRAM 18MBIT PAR 165FBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	CY7C1311CV18-250BZC	Tray				1 - 10 - 100 - 1000 - 10000 -	Buy Now
Rochester Electronics LLC CY7C1311CV18-250BZC IC SRAM 18MBIT PAR 165FBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	CY7C1311CV18-250BZC	Tray			9	1 - 10 $34.96 100 $34.96 1000 $34.96 10000 $34.96	Buy Now
Cypress Semiconductor CY7C1311CV18-250BZC CY7C1311CV18-250BZC
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
Verical	CY7C1311CV18-250BZC		220		9	1 - 10 $42.025 100 $39.5 1000 $35.725 10000 $35.725	Buy Now
Rochester Electronics	CY7C1311CV18-250BZC		529		1	1 $33.62 10 $33.62 100 $31.6 1000 $28.58 10000 $28.58	Buy Now

Find more CY7C1311CV18 price and stock on Findchips.com

CY7C1311CV18 Datasheets (3)

Part	ECAD Model	Manufacturer	Description	Curated	Datasheet Type	PDF
CY7C1311CV18		Cypress Semiconductor	18-Mbit QDR-II SRAM 4-Word Burst Architecture		Original	PDF
CY7C1311CV18-200BZC		Cypress Semiconductor	18-Mbit QDR -II SRAM 4-Word Burst Architecture		Original	PDF
CY7C1311CV18-250BZC		Cypress Semiconductor	18-Mbit QDR -II SRAM 4-Word Burst Architecture		Original	PDF

CY7C1311CV18 Datasheets Context Search

Catalog Datasheet	MFG & Type	PDF	Document Tags
CY7C1311CV18 Abstract: CY7C1313CV18 CY7C1315CV18 CY7C1911CV18 Text: CY7C1311CV18, CY7C1911CV18 CY7C1313CV18, CY7C1315CV18 18-Mbit QDR -II SRAM 4-Word Burst Architecture Features Configurations • Separate independent read and write data ports ❐ Supports concurrent transactions ■ 300 MHz clock for high bandwidth ■	Original	PDF	CY7C1311CV18, CY7C1911CV18 CY7C1313CV18, CY7C1315CV18 18-Mbit CY7C1311CV18 CY7C1313CV18 CY7C1311CV18 CY7C1313CV18 CY7C1315CV18 CY7C1911CV18
Untitled Abstract: No abstract text available Text: CY7C1311CV18 CY7C1911CV18 CY7C1313CV18 CY7C1315CV18 PRELIMINARY 18-Mbit QDR -II SRAM 4-Word Burst Architecture Features Functional Description • Separate Independent Read and Write data ports • QDR-II operates with 1.5 cycle read latency when the DLL is enabled	Original	PDF	CY7C1311CV18 CY7C1911CV18 CY7C1313CV18 CY7C1315CV18 18-Mbit 300-MHz 600MHz)
CY7C1311CV18 Abstract: CY7C1313CV18 CY7C1315CV18 CY7C1911CV18 Text: CY7C1311CV18, CY7C1911CV18 CY7C1313CV18, CY7C1315CV18 18-Mbit QDR -II SRAM 4-Word Burst Architecture Features Configurations • Separate independent read and write data ports ❐ Supports concurrent transactions ■ 300 MHz clock for high bandwidth ■	Original	PDF	CY7C1311CV18, CY7C1911CV18 CY7C1313CV18, CY7C1315CV18 18-Mbit CY7C1311CV18 CY7C1313CV18 CY7C1311CV18 CY7C1313CV18 CY7C1315CV18 CY7C1911CV18
Untitled Abstract: No abstract text available Text: THIS SPEC IS OBSOLETE Spec No: 001-07165 Spec Title: 7C1313CV18/CY7C1315CV18, 18-MBIT QDR R II SRAM 4-WORD BURST ARCHITECTURE Sunset Owner: Jayasree Nayar (NJY) Replaced by: NONE CY7C1313CV18 CY7C1315CV18 18-Mbit QDR II SRAM 4-Word Burst Architecture 18-Mbit QDR® II SRAM 4-Word Burst Architecture	Original	PDF	7C1313CV18/CY7C1315CV18, 18-MBIT CY7C1313CV18 CY7C1315CV18
Untitled Abstract: No abstract text available Text: CY7C1313CV18 CY7C1315CV18 18-Mbit QDR II SRAM 4-Word Burst Architecture 18-Mbit QDR® II SRAM 4-Word Burst Architecture Features Configurations Separate independent read and write data ports ❐ Supports concurrent transactions CY7C1313CV18 – 1M x 18 •	Original	PDF	CY7C1313CV18 CY7C1315CV18 18-Mbit CY7C1313CV18
Untitled Abstract: No abstract text available Text: CY7C1313CV18 CY7C1315CV18 18-Mbit QDR II SRAM 4-Word Burst Architecture Features Configurations • Separate independent read and write data ports ❐ Supports concurrent transactions CY7C1313CV18 – 1M x 18 ■ 300 MHz clock for high bandwidth ■ 4-word burst for reducing address bus frequency	Original	PDF	CY7C1313CV18 CY7C1315CV18 18-Mbit CY7C1313CV18