020000040000FA
Abstract: AT17LV AT17LV002 AT17LV010 AT17LV512 CY3LV010 CY3LV512 CYDH2200E Cypress CY39100V208B processor RECONFIG
Text: Configuring Delta39K /Quantum38K™ CPLDs Overview This application note discusses the configuration interfaces, modes, and processes of the Delta39K™ and Quantum38K™ CPLDs and includes examples of device set-up. Each member of the Delta39K family is available in volatile
|
Original
|
Delta39KTM/Quantum38KTM
Delta39KTM
Quantum38KTM
Delta39K
020000040000FA
AT17LV
AT17LV002
AT17LV010
AT17LV512
CY3LV010
CY3LV512
CYDH2200E
Cypress CY39100V208B processor
RECONFIG
|
PDF
|
Device-List
Abstract: cf745 04 p 24LC211 lattice im4a3-32 CF775 MICROCHIP 29F008 im4a3-64 ks24c01 ep320ipc ALL-11P2
Text: Device List Adapter List Converter List for ALL-11 JUL. 2000 Introduction T he Device List lets you know exactly which devices the Universal Programmer currently supports. The Device List also lets you know which devices are supported directly by the standard DIP socket and which
|
Original
|
ALL-11
Z86E73
Z86E83
Z89371
ADP-Z89371/-PL
Z8E000
ADP-Z8E001
Z8E001
Device-List
cf745 04 p
24LC211
lattice im4a3-32
CF775 MICROCHIP
29F008
im4a3-64
ks24c01
ep320ipc
ALL-11P2
|
PDF
|
38K30
Abstract: DELTA39K
Text: USE DELTA39K FOR Quantum38K™ ISR™ ALL NEW DESIGNS CPLD Family CPLDs Designed for Migration Features • High density — 30K to 100K usable gates — 512 to 1536 macrocells — 136 to 302 maximum I/O pins — Eight dedicated inputs including four clock pins and
|
Original
|
DELTA39KTM
Quantum38KTM
16-Kb
48-Kb
125-MHz
18-mm
Quantum38K30
Quantum38K50
Quantum38K
Delta39K
38K30
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Delta39K ISR™ CPLD Family CPLDs at FPGA Densities™ Features • Carry-chain logic for fast and efficient arithmetic operations • Multiple I/O standards supported — LVCMOS 3.3/3.0/2.5/1.8V , LVTTL, 3.3V PCI, SSTL2 (I-II), SSTL3 (I-II), HSTL (I-IV), and GTL+
|
Original
|
Delta39Kâ
64-bit
39K200-208EQFP
39K165
39K200
-233MHz
Delta39K165Z
144-FBGA
|
PDF
|
100K preset horizontal
Abstract: LB 124 d LB 124 transistor verilog code for implementation of eeprom 38K30 j510
Text: Quantum38K ISR™ CPLD Family PRELIMINARY CPLDs Designed for Migration Features • High density — 30K to 100K usable gates — 512 to 1536 macrocells — 136 to 302 maximum I/O pins — Eight Dedicated Inputs including four clock pins and four global I/O control signal pins; four JTAG interface pins for reconfigurability/boundary scan
|
Original
|
Quantum38KTM
CY38K100
208-pin
208EQFP)
Quantum38K30
Quantum38K50
Quantum38K
100K preset horizontal
LB 124 d
LB 124 transistor
verilog code for implementation of eeprom
38K30
j510
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Quantum38K ISR™ CPLD Family CPLDs Designed for Migration Features • High density — 30K to 100K usable gates — 512 to 1536 macrocells — 136 to 302 maximum I/O pins — Eight dedicated inputs including four clock pins and four global I/O control signal pins; four JTAG
|
Original
|
Quantum38Kâ
125-MHz
18-mm
Quantum38K30
Quantum38K50
Quantum38K
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Quantum38K ISR™ CPLD Family PRELIMINARY CPLDs at ASIC Prices™ Features • High density — 30K to 100K usable gates — 512 to 1536 macrocells — 136 to 302 maximum I/O pins — 8 Dedicated Inputs including 4 clock pins and 4 global I/O control signal pins; 4 JTAG interface pins
|
Original
|
Quantum38KTM
38K15
144FBGA
MIL-STD-883"
/JESD22-A114-A
83MHz
66MHz"
125MHz
83MHz"
Quantum38K
|
PDF
|
8kx1 RAM
Abstract: No abstract text available
Text: Delta39K ISR™ CPLD Family PRELIMINARY CPLDs at FPGA Densities™ Features • Multiple I/O standards supported — LVCMOS 3.3/3.0/2.5/1.8V , LVTTL, 3.3V PCI, SSTL2 (I-II), SSTL3 (I-II), HSTL (I-IV), and GTL+ • Compatible with NOBL™, ZBT™, and QDR™ SRAMs
|
Original
|
Delta39KTM
233-MHz
MIL-STD-883"
/JESD22A114-A
39K50
39K30
Delta39K
39K165/200
CY3LV002
CY3LV020.
8kx1 RAM
|
PDF
|
39k200
Abstract: CY39200V
Text: Delta39K ISR™ CPLD Family PRELIMINARY CPLDs at FPGA Densities™ Features •Multiple I/O standards supported — LVCMOS 3.3/3.0/2.5/1.8V , LVTTL, 3.3V PCI, SSTL2 (I-II), SSTL3 (I-II), HSTL (I-IV), and GTL+ •Compatible with NOBL™, ZBT™, and QDR™ SRAMs
|
Original
|
Delta39KTM
250-MHz
39k200
CY39200V
|
PDF
|
CY3LV010-10JC
Abstract: CY3LV010-10JI CY3LV512-10JC CY3LV512-10JI CYDH2200E DELTA39K QUANTUM38K
Text: CY3LV512/010 PRELIMINARY 512K / 1 Mbit CPLD Boot EEPROM Features • EE Reprogrammable 524,288 x 1- and 1,048,576 x 1-bit Serial Memories Designed to Store Configuration Data for Complex Programmable Logic Devices CPLDs • In-System Programmable via two-wire Bus using Cypress’s
|
Original
|
CY3LV512/010
CYDH2200E
Delta39KTM
Quantum38KTM
CY3LV512/010
512K/1
CY3LV010-10JC
CY3LV010-10JI
CY3LV512-10JC
CY3LV512-10JI
DELTA39K
QUANTUM38K
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY3LV512/010 PRELIMINARY 512K / 1 Mbit CPLD Boot EEPROM Features • EE Reprogrammable 524,288 x 1- and 1,048,576 x 1-bit Serial Memories Designed to Store Configuration Data for Complex Programmable Logic Devices CPLDs • In-System Programmable via two-wire Bus using Cypress’s
|
Original
|
CY3LV512/010
CYDH2200E
Delta39Kâ
Quantum38Kâ
CY3LV512/010
512K/1
|
PDF
|
delta39k
Abstract: CY3LV010 atmel 806 AT17LV AT17LV002 AT17LV010 AT17LV128 AT17LV256 AT17LV512 CY3LV512
Text: Configuring Delta39K /Quantum38K™ CPLDs Overview This application note discusses the configuration interfaces, modes, and processes of the Delta39K™ and Quantum38K™ CPLDs and includes examples of device set-up. Each member of the Delta39K family is available in volatile
|
Original
|
Delta39KTM/Quantum38KTM
Delta39KTM
Quantum38KTM
Delta39K
CY3LV010
atmel 806
AT17LV
AT17LV002
AT17LV010
AT17LV128
AT17LV256
AT17LV512
CY3LV512
|
PDF
|
Device-List
Abstract: CF775 MICROCHIP 24LC211 ae29F2008 im4a3-32 CNV-PLCC-MPU51 ep320ipc cf745 04 p ALL-11P3 29lv640
Text: Device List Adapter List Converter List for ALL-11 JUL. 2000 Introduction T he Device List lets you know exactly which devices the Universal Programmer currently supports. The Device List also lets you know which devices are supported directly by the standard DIP socket and which
|
Original
|
ALL-11
Z8E000
ADP-Z8E001
Z8E001
Z90231
ADP-Z90259-SD
Z90241
ADP-Z90241-SD
Device-List
CF775 MICROCHIP
24LC211
ae29F2008
im4a3-32
CNV-PLCC-MPU51
ep320ipc
cf745 04 p
ALL-11P3
29lv640
|
PDF
|
AT17LV
Abstract: CY3LV512 CY3LV010 atmel 806 RECONFIG
Text: Configuring Delta39K /Quantum38K™ CPLDs Overview This application note discusses the configuration interfaces, modes, and processes of the Delta39K™ and Quantum38K™ CPLDs and includes examples on setting up the devices. S elf-B oot O ption C onfiguration
|
Original
|
Delta39KTM/Quantum38KTM
Delta39KTM
Quantum38KTM
Delta39K
AT17LV
CY3LV512
CY3LV010
atmel 806
RECONFIG
|
PDF
|
|
|
208EQFP
Abstract: No abstract text available
Text: Quantum38K ISR™ CPLD Family CPLDs Designed for Migration Features • High density — 30K to 100K usable gates — 512 to 1536 macrocells — 136 to 302 maximum I/O pins — Eight dedicated inputs including four clock pins and four global I/O control signal pins; four JTAG
|
Original
|
Quantum38KTM
125-MHz
18-mm
Quantum38K30
Quantum38K50
Quantum38K
208EQFP
|
PDF
|
CY39200V
Abstract: No abstract text available
Text: Delta39K ISR™ CPLD Family PRELIMINARY CPLDs at FPGA Densities™ •Multiple I/O standards supported — LVCMOS, LVTTL, 3.3V PCI, SSTL2 I-II , SSTL3 (I-II), HSTL (I-IV), and GTL+ •Compatible with NOBL™, ZBT™, and QDR™ SRAMs •Programmable slew rate control on each I/O pin
|
Original
|
Delta39KTM
NT208
51-85069-B
388-Lead
MG388
256-Ball
BB256/MB256
1-85108-A
CY39200V
|
PDF
|
serial cypress flash
Abstract: CY3LV010-10JC CY3LV010-10JI CY3LV512-10JC CY3LV512-10JI CYDH2200E DELTA39K QUANTUM38K CY3LV010
Text: CY3LV512/010 PRELIMINARY 512K / 1 Mbit CPLD Boot EEPROM Features • EE Reprogrammable 524,288 x 1- and 1,048,576 x 1-bit Serial Memories Designed to Store Configuration Data for Complex Programmable Logic Devices CPLDs • In-System Programmable via two-wire Bus using Cypress’s
|
Original
|
CY3LV512/010
CYDH2200E
Delta39KTM
Quantum38KTM
CY3LV512/010
512K/1
serial cypress flash
CY3LV010-10JC
CY3LV010-10JI
CY3LV512-10JC
CY3LV512-10JI
DELTA39K
QUANTUM38K
CY3LV010
|
PDF
|
delta39k
Abstract: 39K100 39K30 39K50
Text: Delta39K ISR™ CPLD Family CPLDs at FPGA Densities™ Features • Carry-chain logic for fast and efficient arithmetic operations • Multiple I/O standards supported — LVCMOS 3.3/3.0/2.5/1.8V , LVTTL, 3.3V PCI, SSTL2 (I-II), SSTL3 (I-II), HSTL (I-IV), and GTL+
|
Original
|
Delta39KTM
64-bit
39K165
MG388
CY39030
-256FBGA
delta39k
39K100
39K30
39K50
|
PDF
|
CY3LV010-10JC
Abstract: CY3LV010-10JI CY3LV512-10JC CY3LV512-10JI CYDH2200E DELTA39K QUANTUM38K CY3LV010
Text: CY3LV512/010 PRELIMINARY 512K / 1 Mbit CPLD Boot EEPROM Features • EE Reprogrammable 524,288 x 1- and 1,048,576 x 1-bit Serial Memories Designed to Store Configuration Data for Complex Programmable Logic Devices CPLDs • In-System Programmable via two-wire Bus using Cypress’s
|
Original
|
CY3LV512/010
CYDH2200E
Delta39KTM
Quantum38KTM
CY3LV512/010
512K/1
CY3LV010-10JC
CY3LV010-10JI
CY3LV512-10JC
CY3LV512-10JI
DELTA39K
QUANTUM38K
CY3LV010
|
PDF
|
CY3LV010
Abstract: 38K30 CYDH2200E 38K50
Text: Quantum38K ISR™ CPLD Family PRELIMINARY CPLDs at ASIC Prices™ Features • High density — 30K to 100K usable gates — 512 to 1536 macrocells — 136 to 302 maximum I/O pins — Eight Dedicated Inputs including four clock pins and four global I/O control signal pins; four JTAG interface pins for reconfigurability/boundary scan
|
Original
|
Quantum38KTM
Quantum38K
CY38K100
208-pin
208EQFP)
CY3LV010
38K30
CYDH2200E
38K50
|
PDF
|
delta39k
Abstract: 39K100 39K165 39K30 39K50 CY3LV010 CY39200V
Text: Delta39K ISR™ CPLD Family PRELIMINARY CPLDs at FPGA Densities™ Features • Multiple I/O standards supported — LVCMOS 3.3/3.0/2.5/1.8V , LVTTL, 3.3V PCI, SSTL2 (I-II), SSTL3 (I-II), HSTL (I-IV), and GTL+ • Compatible with NOBL™, ZBT™, and QDR™ SRAMs
|
Original
|
Delta39KTM
64-bit
Delta39K
39K165/200
CY3LV002
CY3LV020.
Delta39K.
39K100
39K165
39K30
39K50
CY3LV010
CY39200V
|
PDF
|
CY39100V484-125BBI
Abstract: "Single-Port RAM" delta39k
Text: Delta39K ISR™ CPLD Family PRELIMINARY CPLDs at FPGA Densities™ •Multiple I/O standards supported — LVCMOS, LVTTL, 3.3V PCI, SSTL2 I-II , SSTL3 (I-II), HSTL (I-IV), and GTL+ •Compatible with NOBL™, ZBT™, and QDR™ SRAMs •Programmable slew rate control on each I/O pin
|
Original
|
Delta39KTM
CY39100V484-125BBI
"Single-Port RAM"
delta39k
|
PDF
|
WIDE BUS FAMILY
Abstract: No abstract text available
Text: Quantum38K ISR™ CPLD Family PRELIMINARY CPLDs at ASIC Prices™ Features • High density — 15K to 100K usable gates — 256 to 1536 macrocells — 92 to 302 maximum I/O pins — 8 Dedicated Inputs including 4 clock pins and 4 global control signal pins; 4 JTAG interface pins for
|
Original
|
Quantum38KTM
WIDE BUS FAMILY
|
PDF
|
NT208
Abstract: 1kx8 rom 250NTC
Text: Delta39K ISR™ CPLD Family PRELIMINARY CPLDs at FPGA Densities™ •Carry-chain logic for fast and efficient arithmetic operations •Multiple I/O standards supported — LVCMOS 3.3/3.0/2.5/1.8V , LVTTL, 3.3V PCI, SSTL2 (I-II), SSTL3 (I-II), HSTL (I-IV), and GTL+
|
Original
|
Delta39KTM
250-MHz
NT208
1kx8 rom
250NTC
|
PDF
|
