Untitled
Abstract: No abstract text available
Text: CY14C101I CY14B101I CY14E101I リアル タイム クロック付き 1-Mbit 128 K x 8 シリアル (I2C) nvSRAM リアルタイムクロック付き e1-Mbit (128K × 8) シリアル (I2C) nvSRAM 特長 1 M ビットの不揮発性スタティック RAM（nvSRAM）
|
Original
|
PDF
|
CY14C101I
CY14B101I
CY14E101I
CY14C101I:
CY14B101I:
CY14E101I:
|
Untitled
Abstract: No abstract text available
Text: CY14C101I CY14B101I, CY14E101I 2 PRELIMINARY 1 Mbit 128K x 8 Serial (I C) nvSRAM with Real Time Clock Features • ■ 1-Mbit nonvolatile static random access memory (nvSRAM) ❐ Internally organized as 128 K x 8 ❐ STORE to QuantumTrap nonvolatile elements initiated
|
Original
|
PDF
|
CY14C101I
CY14B101I,
CY14E101I
|
Untitled
Abstract: No abstract text available
Text: CY14C101I CY14B101I CY14E101I PRELIMINARY 1-Mbit 128 K x 8 Serial (I2C) nvSRAM with Real Time Clock e1-Mbit (128 K × 8) Serial (I2C) nvSRAM with Real Time Clock Features • ■ 1-Mbit nonvolatile static random access memory (nvSRAM) ❐ Internally organized as 128 K × 8
|
Original
|
PDF
|
CY14C101I
CY14B101I
CY14E101I
|
Untitled
Abstract: No abstract text available
Text: CY14C101I CY14B101I, CY14E101I 2 PRELIMINARY 1-Mbit 128 K x 8 Serial (I C) nvSRAM with Real Time Clock 1-Mbit (128 K × 8) Serial (I2C) nvSRAM with Real Time Clock Features • ■ 1-Mbit nonvolatile static random access memory (nvSRAM) ❐ Internally organized as 128 K × 8
|
Original
|
PDF
|
CY14C101I
CY14B101I,
CY14E101I
|
Untitled
Abstract: No abstract text available
Text: CY14C101I CY14B101I CY14E101I PRELIMINARY 1-Mbit 128 K x 8 Serial (I2C) nvSRAM with Real Time Clock e1-Mbit (128 K × 8) Serial (I2C) nvSRAM with Real Time Clock • 1-Mbit nonvolatile static random access memory (nvSRAM) ❐ Internally organized as 128 K × 8
|
Original
|
PDF
|
CY14C101I
CY14B101I
CY14E101I
|
Two Digit counter diagram
Abstract: No abstract text available
Text: CY14C101I CY14B101I CY14E101I PRELIMINARY 1-Mbit 128 K x 8 Serial (I2C) nvSRAM with Real Time Clock 1-Mbit (128 K × 8) Serial (I2C) nvSRAM with Real Time Clock • 1-Mbit nonvolatile static random access memory (nvSRAM) ❐ Internally organized as 128 K × 8
|
Original
|
PDF
|
CY14C101I
CY14B101I
CY14E101I
Two Digit counter diagram
|
Untitled
Abstract: No abstract text available
Text: CY14C101I CY14B101I CY14E101I 1-Mbit 128 K x 8 Serial (I2C) nvSRAM with Real Time Clock e1-Mbit (128 K × 8) Serial (I2C) nvSRAM with Real Time Clock • 1-Mbit nonvolatile static random access memory (nvSRAM) ❐ Internally organized as 128 K × 8 ❐ STORE to QuantumTrap nonvolatile elements initiated
|
Original
|
PDF
|
CY14C101I
CY14B101I
CY14E101I
|
Untitled
Abstract: No abstract text available
Text: CY14C101I CY14B101I CY14E101I 1-Mbit 128 K x 8 Serial (I2C) nvSRAM with Real Time Clock 1-Mbit (128 K × 8) Serial (I2C) nvSRAM with Real Time Clock • 1-Mbit nonvolatile static random access memory (nvSRAM) ❐ Internally organized as 128 K × 8 ❐ STORE to QuantumTrap nonvolatile elements initiated
|
Original
|
PDF
|
CY14C101I
CY14B101I
CY14E101I
|
RTC i2c application notes
Abstract: No abstract text available
Text: CY14C101I CY14B101I, CY14E101I 2 PRELIMINARY 1-Mbit 128 K x 8 Serial (I C) nvSRAM with Real Time Clock 1-Mbit (128 K × 8) Serial (I2C) nvSRAM with Real Time Clock • 1-Mbit nonvolatile static random access memory (nvSRAM) ❐ Internally organized as 128 K × 8
|
Original
|
PDF
|
CY14C101I
CY14B101I,
CY14E101I
RTC i2c application notes
|
Untitled
Abstract: No abstract text available
Text: CY14C101I CY14B101I CY14E101I 具有实时时钟功能的 1-Mbit 128 K x 8 串行 (I2C) nvSRAM 具有实时时钟功能的 e1-Mbit (128 K × 8) 串行 (I2C) nvSRAM 特性 1 Mbit 非易失性静态随机存取存储器 (nvSRAM) 内部采用 128K x 8 的组织方式
|
Original
|
PDF
|
CY14C101I
CY14B101I
CY14E101I
|
Untitled
Abstract: No abstract text available
Text: CY14C101I CY14B101I CY14E101I 1-Mbit 128 K x 8 Serial (I2C) nvSRAM with Real Time Clock 1-Mbit (128 K × 8) Serial (I2C) nvSRAM with Real Time Clock • 1-Mbit nonvolatile static random access memory (nvSRAM) ❐ Internally organized as 128 K × 8 ❐ STORE to QuantumTrap nonvolatile elements initiated
|
Original
|
PDF
|
CY14C101I
CY14B101I
CY14E101I
|
CY14B101I-SFXIT
Abstract: CY14X101I RTC i2c application notes
Text: CY14C101I CY14B101I CY14E101I 1-Mbit 128 K x 8 Serial (I2C) nvSRAM with Real Time Clock 1-Mbit (128 K × 8) Serial (I2C) nvSRAM with Real Time Clock • 1-Mbit nonvolatile static random access memory (nvSRAM) ❐ Internally organized as 128 K × 8 ❐ STORE to QuantumTrap nonvolatile elements initiated
|
Original
|
PDF
|
CY14C101I
CY14B101I
CY14E101I
CY14B101I-SFXIT
CY14X101I
RTC i2c application notes
|
CY14X101I
Abstract: No abstract text available
Text: CY14C101I CY14B101I, CY14E101I 2 PRELIMINARY 1-Mbit 128 K x 8 Serial (I C) nvSRAM with Real Time Clock 1-Mbit (128 K × 8) Serial (I2C) nvSRAM with Real Time Clock • 1-Mbit nonvolatile static random access memory (nvSRAM) ❐ Internally organized as 128 K × 8
|
Original
|
PDF
|
CY14C101I
CY14B101I,
CY14E101I
CY14X101I
|
Untitled
Abstract: No abstract text available
Text: CY14C101J CY14B101J, CY14E101J 2 PRELIMINARY 1 Mbit 128 K x 8 Serial (I C) nvSRAM Features • ■ 1-Mbit nonvolatile static random access memory (nvSRAM) ❐ Internally organized as 128 K × 8 ❐ STORE to QuantumTrap nonvolatile elements initiated automatically on power-down (AutoStore) or by using I2C
|
Original
|
PDF
|
CY14C101J
CY14B101J,
CY14E101J
CY14X101J1)
|
|
|
Untitled
Abstract: No abstract text available
Text: CY14C101J CY14B101J, CY14E101J 2 1-Mbit 128 K x 8 Serial (I C) nvSRAM 1-Mbit (128 K × 8) Serial (I2C) nvSRAM Features • ■ 1-Mbit nonvolatile static random access memory (nvSRAM) ❐ Internally organized as 128 K × 8 ❐ STORE to QuantumTrap nonvolatile elements initiated
|
Original
|
PDF
|
CY14C101J
CY14B101J,
CY14E101J
CY14X101J1)
CY14C101J:
CY14B101J:
CY14E101J:
|
A1HSB
Abstract: CY14X101J1
Text: CY14C101J CY14B101J, CY14E101J 2 PRELIMINARY 1-Mbit 128 K x 8 Serial (I C) nvSRAM 1-Mbit (128 K × 8) Serial (I2C) nvSRAM Features • ■ 1-Mbit nonvolatile static random access memory (nvSRAM) ❐ Internally organized as 128 K × 8 ❐ STORE to QuantumTrap nonvolatile elements initiated
|
Original
|
PDF
|
CY14C101J
CY14B101J,
CY14E101J
CY14X101J1)
CY14C101J:
CY14B101J:
CY14E101J:
A1HSB
CY14X101J1
|
Untitled
Abstract: No abstract text available
Text: CY14C101J CY14B101J, CY14E101J 2 PRELIMINARY 1 Mbit 128K x 8 Serial (I C) nvSRAM Features • ■ 1-Mbit nonvolatile static random access memory (nvSRAM) ❐ Internally organized as 128 K x 8 ❐ STORE to QuantumTrap nonvolatile elements initiated automatically on power-down (AutoStore) or by using I2C
|
Original
|
PDF
|
CY14C101J
CY14B101J,
CY14E101J
CY14X101J1)
|