2561b
Abstract: CPU 314 IFM 8kx1 RAM cy17 ALI chipset fast page mode dram controller CY2254ASC-2 CY27C010 CY82C691 CY82C693
Text: PRELIM INARY CY82C691 Pentium hyperCache™ Chipset System Controller Features Supports mixed standard page-mode and EDO DRAMs Supports the VESA Unified Memory Architecture VUMA Support for standard 72-bit-wide DRAM banks Supports non-symmetrical DRAM banks
|
OCR Scan
|
CY82C691
8Kx21
2561b
CPU 314 IFM
8kx1 RAM
cy17
ALI chipset
fast page mode dram controller
CY2254ASC-2
CY27C010
CY82C691
CY82C693
|
PDF
|
gk 147
Abstract: 82430VX 435B 82430FX 82430HX CYM74P430B CYM74P431B CYM74P434B CYM74P435B
Text: wÄS53SSS8SSBtote ^ u’i ^ S T n u n n rn p CYM74P430B/431B CYM74P434B/435B PRELIMINARY F L- Ï i n L o b = Intel 82430FX, HX, VX PCIset Pipelined L2 Cache Modules Features The C Y M 7 4P 4 3 0 B /4 3 1 B /4 3 4 B /4 3 5 B m odules are based on in du stry standard 32K x32 synch ron ous pipe lin ed BSRAM .
|
OCR Scan
|
CYM74P430B/431B
CYM74P434B/435B
82430FX,
82430HX,
82430VX
32Kx32
160-position
P54C/P55C
gk 147
435B
82430FX
82430HX
CYM74P430B
CYM74P431B
CYM74P434B
CYM74P435B
|
PDF
|
Untitled
Abstract: No abstract text available
Text: V CYPRESS PRELIMINARY CYM74A430 CYM74S430 CYM74S431 Intel 82430FX PCIset Level II Cache Module Family Features Functional Description • Pin-compatible secondary cache mod ule family that adheres to the Intel COAST 1.1 specification, • Asynchronous CYM74A430 or syn
|
OCR Scan
|
CYM74A430
CYM74S430
CYM74S431
82430FX
CYM74A430)
CYM74S430,
CYM74S431)
P54C-based
82430FX
160-position
|
PDF
|
Untitled
Abstract: No abstract text available
Text: UG3D3264C7B8 256K Bytes 32K x 64 160 Pin SRAM DIMM based on 32K x 32 Features General Description The UG3D3264C7B8 is a 262,019 bits by 64 Sync Burst SRAM module. The UG3D3264C7B8 is assembled using 2 pcs of 32K x 32 Sync Burst SRAMs in 100-pin QFP packages and
|
Original
|
UG3D3264C7B8
UG3D3264C7B8
100-pin
32Kx8
66MHz
1130mil)
32Kx32
|
PDF
|
ITE 8721
Abstract: fnd 503 7-segment TAA 2761 A 486 motherboard schematic 3860S 486dx isa bios pin assignment RAS 0510 cxd 9897 tn ti77 k244
Text: ISA/486 C H |p g . CepyTlgtt N ette S o t t r a e C o p y ñ f tt O 1962, a * « * d T e d » a i e s i e * . l w x M t o n i I C o p y r i i h t O 1992 . Q ñ p » » d T c c t n o f a p B » , ! ^ . A B SIduR am i Poned ib UJ5A. Tw dw u U t h w lw lgim iil
|
OCR Scan
|
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CYPRESS PRELIMINARY CY82C691 Pentium hyperCache™ Chipset System Controller Features Provides control for the cache, system memory, and the PCI bus PCI Bus Rev. 2.1 compliant Supports 3V Pentium™ , AMD K5, and Cyrix 6x86 M1 CPUs Support for WB or W T L1 cache
|
OCR Scan
|
CY82C691
8Kx21
|
PDF
|
VCC3 1156 01
Abstract: VCC3 1156
Text: » I T T I O L O » _ S S S S S S GSM31P512KB-I66 256KB/512KB Modules s— Features Functional Description cont’d • • • • The GSM31P256KB-I66, and 256KB module, use GSI’s GS81132Q 32KX32 synchronous burst SRAM and a single 5V 8Kx8 SRAM for the tag. The GSM14P512K-I66, a
|
OCR Scan
|
GSM31P512KB-I66
256KB/512KB
GSM31P256KB-I66,
256KB
GS81132Q
32KX32
GSM14P512K-I66,
512KB
GS82032Q
64KX32
VCC3 1156 01
VCC3 1156
|
PDF
|
82437fx
Abstract: A7CA
Text: 82430FX PCIset DATASHEET 82437FX SYSTEM CONTROLLER TSC AND 82438FX DATA PATH UNIT (TDP) Supports all 3V Pentium Processors Integrated Second Level Cache Controller — Direct Mapped Organization — Write-Back Cache Policy — Cacheless, 256-Kbyte, and 512-Kbyte
|
OCR Scan
|
82430FX
82437FX
82438FX
256-Kbyte,
512-Kbyte
64-Bit
A7CA
|
PDF
|
82438MX
Abstract: 430MX
Text: PRELIMINARY INTEL 430MX PCISET 82437MX MOBILE SYSTEM CONTROLLER MTSC AND 82438MX MOBILE DATA PATH (MTDP) • Supports the Pentium Processor at ¡COMP® Index 615M00 MHz, iCOMP Index 735/90 MHz, iCOMP Index 1000/120, and the 75 MHz Pentium Processor ■ Integrated Second Level Cache
|
OCR Scan
|
430MX
82437MX
82438MX
615M00
64-Bit
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ADVANCE M im a N I i i i - . i - i i - j i 'v MT3LST3264 P , MT5LST6464(P) 32K, 64K x 64 SYNCHRONOUS SRAM MODULE 32K, 64K x 64 SRAM SYNCHRONOUS SRAM MODULE with Tag RAM 256KB/512KB, 3.3V, FLOW-THROUGH OR PIPELINED SYNCHRONOUS BURST, SECONDARY CACHE MODULES
|
OCR Scan
|
MT3LST3264
MT5LST6464
256KB/512KB,
160-lead,
82430FX
160-PIN
G017200
|
PDF
|
Nippon capacitors
Abstract: No abstract text available
Text: MOTOROLA SEMICONDUCTOR TECHNICAL DATA Product Preview 256K Asynchronous Secondary Cache Module for Pentium The MCM64AF32 is designed to provide 256K of asynchronous L2 cache for the Pentium microprocessor in conjunction with Intel’s Triton chip set. The module is configured as 32K x 64 bits in a 160 pin card edge connector. The module
|
Original
|
MCM64AF32
MCM72JG32SG66
MCM64AF32
MCM64AF32/D*
MCM64AF32/D
Nippon capacitors
|
PDF
|
82430FX
Abstract: CY7C1199 CYM74C430 CYM74C430-50 CYM74C430-60 CYM74C430-65 CYM74C430PM-50C P54C CELP2X80SC3Z48
Text: 1CY M74 C4 30 CYM74C430 Intel 82430FX PCIset Level II Cache Module Features Functional Description • Pin-compatible secondary cache module family that ad- This secondary cache module is designed for Intel P54C systems with the 82430FX Triton chip set. CYM74C430 is an
|
Original
|
CYM74C430
82430FX
82430FX
CYM74C430
256-Kbyte
CYM74C430)
P54C-based
CY7C1199
CYM74C430-50
CYM74C430-60
CYM74C430-65
CYM74C430PM-50C
P54C
CELP2X80SC3Z48
|
PDF
|
82437FX
Abstract: 82430FX 82438FX 290518 82371FB 82438 fast page mode dram controller MAS 10 RCD AD11 AD12
Text: 82430FX PCIset DATASHEET 82437FX SYSTEM CONTROLLER TSC AND 82438FX DATA PATH UNIT (TDP) Y Supports all 3V Pentium Y Integrated Second Level Cache Controller Direct Mapped Organization Write-Back Cache Policy Cacheless 256-Kbyte and 512-Kbyte Standard Burst and Pipelined Burst
|
Original
|
82430FX
82437FX
82438FX
256-Kbyte
512-Kbyte
64-Bit
82437FX
290518
82371FB
82438
fast page mode dram controller
MAS 10 RCD
AD11
AD12
|
PDF
|
8kx1 RAM
Abstract: 82c pci isa tagram
Text: Pentium hyperCache™ Chipset System Controller Featu res Supports mixed standard page-mode and EDO DRAMs Supports the VESA Unified Memory Architecture VUMA Support fo r standard 72-bit-wide DRAM banks • Provides control fo rth e cache, system memory, and the
|
OCR Scan
|
8Kx21
72-bit-wide
8kx1 RAM
82c pci isa
tagram
|
PDF
|
|
|
C30B
Abstract: No abstract text available
Text: H igh p erfo r m a n c e 2 5 6 / 5 1 2 Kbyte 3.3V Cache m o d u le s •■ A S7M C 30 B E 3 2 5 6 A S7M C 30 B (E )351 2 J l C O A S t c o m p a ti b l e 2 5 6 / 5 1 2 Kbyte S R A M cache m o d u le s Preliminary information Features Pin diagram • Fully co m p a tib le w ith COASt 1.4, 3 .0 , 3 .x
|
OCR Scan
|
NC/TI09
AS7MC30B3
C30B3256-7
AS7MC30BE3
C30B351
256KByte
AS7MC30BE3512-7
C30B3512A-6
C30B
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SM364TCSPM3XGXX May 1995 Rev 1 SMART Modular Technologies SM364TCSPM3XGXX 256KByte 32Kx64 Synchronous Secondary Cache SRAM Module General Description Features The SM364TCSPM3XGXX is a high performance, 256 Kilobyte synchronous secondary cache SRAM module for
|
Original
|
SM364TCSPM3XGXX
256KByte
32Kx64)
SM364TCSPM3XGXX
82C590
160-pin,
32Kx32
|
PDF
|
486 motherboard schematic
Abstract: 486dx2 pinouts 486DX2 486dx schematic 4021-A TL05A Super386 t187 T106B J7 CHIPS TECHNOLOGIES
Text: CHIPS & TECHNOLOGIES INC SIE D • SO Töllb DDOSSba 4ÖT M C H P 9000-380 8 CHIPS CHIPS & TECHNOLOGIES INC S1E » ■ EQTflllb □□□PPbM 31S MCHP T -v 1 -1 7 -0 1 Copyright Notice Software Copyright 1992, Chips and Technologies, Inc. Manual Copyright © 1992, Chips and Technologies, Inc.
|
OCR Scan
|
DD02Bb3
ISA/486
00022LiM
ISA/486â
lt--36
GG024Ã
4025120-Pin
120-Pin
486 motherboard schematic
486dx2 pinouts
486DX2
486dx schematic
4021-A
TL05A
Super386
t187
T106B J7
CHIPS TECHNOLOGIES
|
PDF
|
VL82c311
Abstract: VL82C48 vl82c486
Text: VL82C425 CACHE MEMORY CONTROLLER O v e r v ie w VLSI Technology, Inc.'s VL82C425 is a high-performance, highintegration, single-chip secondlevel cache memory controller for use in the design of 486-based PC/AT-compatible systems. When used with the VLSI SC486
|
OCR Scan
|
VL82C425
VL82C425
486-based
SC486â
VL82C486,
VL82c311
VL82C48
vl82c486
|
PDF
|
Nippon capacitors
Abstract: No abstract text available
Text: MOTOROLA Order this document by MPC2105A/D SEMICONDUCTOR TECHNICAL DATA 512KB and 1MB BurstRAM Secondary Cache Modules for PowerPC™ PReP/CHRP Platforms MPC2105A MPC2106A The MPC2105A and the MPC2106A are designed to provide burstable, high performance L2 cache for the PowerPC 60x microprocessor family in conformance
|
OCR Scan
|
MPC2105A/D
512KB
MPC2105A
MPC2106A
1ATX35334-0
Nippon capacitors
|
PDF
|
A2241
Abstract: 82C691 CY2254ASC-2 CY27C010 CY82C691 CY82C692 CY82C693 CY82C694 8kx1 RAM ma897
Text: 1CY 82C6 91 PRELIMINARY CY82C691 Pentium hyperCache™ Chipset System Controller Features • Supports mixed standard page-mode and EDO DRAMs • Supports the VESA Unified Memory Architecture VUMA • Support for standard 72-bit-wide DRAM banks • Supports non-symmetrical DRAM banks
|
Original
|
CY82C691
72-bit-wide
208-pin
A2241
82C691
CY2254ASC-2
CY27C010
CY82C691
CY82C692
CY82C693
CY82C694
8kx1 RAM
ma897
|
PDF
|
64K X 4 CACHE SRAM
Abstract: CARD-EDGE
Text: ISSI ISSI IS6MC512L IS6MC512L 512KB CMOS 3.1 COASt CACHE MODULE PRELIMINARY FOR THE INTEL PENTIUM CPU MARCH 1997 DESCRIPTION ISSI's IS6MC512L is an L2 cache module de- FEATURES • Low-cost, card-edge low-profile CELP module with 160 leads • For Intel Pentium CPU-based systems
|
Original
|
IS6MC512L
512KB
IS6MC512L
IS61C6432
CM9797
IS6MC512L-60
IS6MC512L-66
64K X 4 CACHE SRAM
CARD-EDGE
|
PDF
|
Sandy Bridge DRAM Controller
Abstract: tagd3 PicoPower VESUVIUS-LS Sandy Bridge PT86C523 intel Sandy Bridge PT86C522 PT86C VESUVIUS-LS PicoPower
Text: PicoPower VESUVIUS-LS National Semiconductor Preliminary Data Book FEATURES Optimized three-chip PCI system controller for Intel Pentium processor-based portable computers Supports all Pentium and 5-class 3.3-V processors — Supports processor bus speeds of 50-, 60-, and 66-MHz
|
Original
|
66-MHz
6x86TM
64-bit
Sandy Bridge DRAM Controller
tagd3
PicoPower VESUVIUS-LS
Sandy Bridge
PT86C523
intel Sandy Bridge
PT86C522
PT86C
VESUVIUS-LS
PicoPower
|
PDF
|
CELP2X80SC3Z48
Abstract: No abstract text available
Text: . IBM14N3264 IBM14N6464 High Performance SRAM Modules Features • 256KB and 512KB secondary cache module family for Intel Triton chip set. • Organized as a 32K or 64K x 64 package on a 4.34” x 1.13”, 160-lead, Dual Read-out DIMM • Available in interleaved i486/PentiumTM burst
|
Original
|
IBM14N3264
IBM14N6464
256KB
512KB
160-lead,
i486/PentiumTM)
CELP2X80SC-3Z48
CELP2X80SC3Z48
|
PDF
|
burndy connector
Abstract: 16K RAM Dh16 MPC2105A MPC2105B MPC2106A Nippon capacitors
Text: MOTOROLA Order this document by MPC2105A/D SEMICONDUCTOR TECHNICAL DATA 512KB and 1MB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms The MPC2105A/B and the MPC2106A/B are designed to provide burstable, high performance L2 cache for the PowerPC 60x microprocessor family in conformance
|
Original
|
MPC2105A/D
512KB
MPC2105A/B
MPC2106A/B
MPC2105A
MPC2106A
burndy connector
16K RAM
Dh16
MPC2105B
Nippon capacitors
|
PDF
|
