P281 B01
Abstract: G187
Text: LogiCORE IP Processing System 7 v4.02a DS871 October 16, 2012 Product Specification Introduction LogiCORE IP Facts Table The Processing System 7 IP is the software interface around the Zynq Processing System. The Zynq -7000 family consists of an system-on-chip (SoC) style
|
Original
|
DS871
Zynq-7000
P281 B01
G187
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LogiCORE IP AXI Interconnect v1.06.a DS768 December 18, 2012 Product Specification Introduction LogiCORE IP Facts Table The LogiCORE IP AXI Interconnect core connects one or more AXI memory-mapped master devices to one or more memory-mapped slave devices. The AXI
|
Original
|
DS768
|
PDF
|
AMBA AXI4 verilog code
Abstract: ZYNQ-7000 BFM 20/ZYNQ-7000 BFM
Text: LogiCORE IP AXI Bus Functional Models v3.00.a DS824 July 25, 2012 Product Specification Introduction LogiCORE IP Facts Table The Xilinx LogiCORE IP AXI Bus Functional Models (BFMs), developed for Xilinx by Cadence Design Systems, support the simulation of
|
Original
|
DS824
AMBA AXI4 verilog code
ZYNQ-7000 BFM
20/ZYNQ-7000 BFM
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Speedster22i PCIExpress User Guide UG030, April 26, 2013 UG030, April 26, 2013 1 Copyright Info Copyright 2013 Achronix Semiconductor Corporation. All rights reserved. Achronix is a trademark and Speedster is a registered trademark of Achronix Semiconductor Corporation. All other trademarks are the property of their
|
Original
|
Speedster22i
UG030,
|
PDF
|
Achronix Semiconductor
Abstract: No abstract text available
Text: I Speedster22i HD FPGA Family DS004 Rev. 2.6 – May 8, 2014 Preliminary Highlights • • • Advanced highest-density and highest‐bandwidth FPGA • Over 1.7 million effective look‐up‐tables • Abundant embedded hard IP for communica‐
|
Original
|
Speedster22i
DS004
Achronix Semiconductor
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Altera Software Installation and Licensing Subscribe Send Feedback MNL-1065 2013.11.04 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Altera Software Installation and Licensing Contents Altera Software Installation and
|
Original
|
MNL-1065
|
PDF
|
MAX134 Multimeter
Abstract: No abstract text available
Text: y k i y j x i y k i 3?A D igit DMM Circuit The MAX133 and MAX134 are integrating A /D con verters for 3% digit multimeters and data acquisition systems such as data loggers and weigh scales. The A/D's internal resolution is ±40,000 counts. An extra digit is supplied as a guard digit to allow autozero
|
OCR Scan
|
MAX133
MAX134
400MV
AX133
MAX134 Multimeter
|
PDF
|
ICL7106 ph
Abstract: No abstract text available
Text: y n y j x i y n 3Vs D ig it A /D Converters w ith Bandgap Reference and Charge Pum p Voltage Converter _ Features The MAX138 and MAX139 are 3Vfe digit A/D converters with onboard LC D MAX138 and LED (MAX139) dis play drivers. The MAX138 and MAX139 also contain a
|
OCR Scan
|
MAX138
MAX139
MAX138)
MAX139)
MAX138/139
ICL7136
ICL7106 ph
|
PDF
|
SCS1600
Abstract: S6J311EJAA
Text: S6J3110 Series 32-bit Microcontroller Spansion TraveoTM Family S6J311EJAA Data Sheet Preliminary Notice to Readers: This document states the current technical specifications regarding the Spansion product(s) described herein. The Preliminary status of this document indicates that product qualification
|
Original
|
S6J3110
32-bit
S6J311EJAA
S6J311E
DS708-00002
DS708-00002-0v01-E,
SCS1600
S6J311EJAA
|
PDF
|
DS768
Abstract: axi4-lite and apb protocol AMBA AXI to APB BUS Bridge vhdl code AXI4 lite verilog AMBA file write AXI verilog code AMBA AXI dma controller designer user guide
Text: LogiCORE IP AXI Interconnect v1.06.a DS768 April 24, 2012 Product Specification Introduction LogiCORE IP Facts Table The LogiCORE IP AXI Interconnect core connects one or more AXI memory-mapped master devices to one or more memory-mapped slave devices. The AXI
|
Original
|
DS768
ZynqTM-7000,
axi4-lite and apb protocol
AMBA AXI to APB BUS Bridge vhdl code
AXI4 lite verilog
AMBA file write AXI verilog code
AMBA AXI dma controller designer user guide
|
PDF
|
XC6SLX45t-fgg484
Abstract: XC6VLX240T-FF1156 xc6vlx240tff1156-1 AMBA AXI4 stream specifications XC6VLX240T-FF1156-1 xc6vlx240tff1156 xc6slx45tfgg484 XC6SLX45T kintex 7 AMBA AXI designer user guide
Text: LogiCORE IP ChipScope AXI Monitor v3.01.a DS810 October 19, 2011 Product Specification Introduction LogiCORE IP Facts Table The ChipScope AXI Monitor core is designed to monitor and debug AXI interfaces. The core allows the probing of any signals going from a peripheral to the
|
Original
|
DS810
XC6SLX45t-fgg484
XC6VLX240T-FF1156
xc6vlx240tff1156-1
AMBA AXI4 stream specifications
XC6VLX240T-FF1156-1
xc6vlx240tff1156
xc6slx45tfgg484
XC6SLX45T
kintex 7
AMBA AXI designer user guide
|
PDF
|
CPFC85
Abstract: No abstract text available
Text: CUSTOMER: SPECIFICATION S;«MirjA TYPE 1 . DIMENSION' CPFC8 5 PART NO. C P F C b 5 - W J [ 0 7 UKIT Mr. STAMP » DATS CODE 2 * |>1MiiNb>1ÙN WITHOUT TOLERANCE VS APPROX. 2 . CONTACT:OK (BOTTOM) S- I :ï . TURKS , AND If IKE 1 \jm si$y T IJR K S / W e R T (T \
|
OCR Scan
|
C55J-
LCP-1-5008L
CPFC85
|
PDF
|
AMBA AXI designer user guide
Abstract: AMBA AXI dma controller designer user guide AMBA Network Interconnect NIC-301 Implementation Guide NIC-301 nic301 QoS-301 ARM DII 0222 adr-301 AMBA 3.0 technical reference manual dii 0157
Text: AMBA Network Interconnect Advanced Quality of Service QoS-301 Revision: r0p0 Technical Reference Manual Copyright 2010 ARM. All rights reserved. ARM DDI 0451A (ID030610) AMBA Network Interconnect Advanced Quality of Service (QoS-301) Technical Reference Manual
|
Original
|
QoS-301)
ID030610)
32-bit
ID030610
AMBA AXI designer user guide
AMBA AXI dma controller designer user guide
AMBA Network Interconnect NIC-301 Implementation Guide
NIC-301
nic301
QoS-301
ARM DII 0222
adr-301
AMBA 3.0 technical reference manual
dii 0157
|
PDF
|
QSFP28 I2C
Abstract: No abstract text available
Text: Arria 10 Device Overview 2013.09.04 AIB-01023 Subscribe Feedback Altera’s Arria FPGAs and SoCs deliver optimal performance and power efficiency in the midrange. By using TSMC's 20-nm process technology on a high-performance architecture, Arria 10 FPGAs and SoCs
|
Original
|
AIB-01023
20-nm
QSFP28 I2C
|
PDF
|
|
|
Untitled
Abstract: No abstract text available
Text: MB9D560 Series 32-bit Microcontroller Spansion TraveoTM Family MB9DF564MAE/F565MAE/F566MAE MB9DF564MGE/F565MGE/F566MGE Data Sheet Full Production Notice to Readers: This document states the current technical specifications regarding the Spansion product(s) described herein. Spansion Inc. deems the products to have been in sufficient production volume
|
Original
|
MB9D560
32-bit
MB9DF564MAE/F565MAE/F566MAE
MB9DF564MGE/F565MGE/F566MGE
DS708-00001
DS708-00001-1v0-E,
|
PDF
|
T3150
Abstract: No abstract text available
Text: Transcede 3xxx Wireless Base Station System on Chip Data Sheet 843xx-DSH-001-A October 2013 Contents Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
|
Original
|
843xx-DSH-001-A
T3150
|
PDF
|
Vybrid Reference Manual
Abstract: TAG 8634 vybrid
Text: Vybrid Reference Manual F-Series Document Number: VYBRIDRM Rev. 5, 07/2013 Vybrid Reference Manual, Rev. 5, 07/2013 2 Freescale Semiconductor, Inc. Contents Section number Title Page Chapter 1 About This Document 1.1 1.2
|
Original
|
|
PDF
|
axi interconnect xilinx
Abstract: zynq XC7Z020CLG484
Text: Zynq-7000 All Programmable SoC ZC702 Base Targeted Reference Design ISE Design Suite 14.3 User Guide UG925 (v2.1.1) November 19, 2012 Notice of Disclaimer The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum
|
Original
|
Zynq-7000
ZC702
UG925
2002/96/EC
Zynq-7000
axi interconnect xilinx
zynq
XC7Z020CLG484
|
PDF
|
XC6SLX45t-fgg484
Abstract: XC6VLX240T-FF1156 awid communication protocol axi wrapper xc6slx45tfgg484 AXI4 verilog TM7000 Datasheet
Text: LogiCORE IP ChipScope AXI Monitor v3.03.a DS810 April 24, 2012 Product Specification Introduction LogiCORE IP Facts Table The ChipScope AXI Monitor core is designed to monitor and debug AXI interfaces. The core allows the probing of any signals going from a peripheral to the
|
Original
|
DS810
TM-7000,
XC6SLX45t-fgg484
XC6VLX240T-FF1156
awid communication protocol
axi wrapper
xc6slx45tfgg484
AXI4 verilog
TM7000 Datasheet
|
PDF
|
UTC 7910
Abstract: GFE23 44750 RBX71 russia 1086-5.0 RDE72 13855 16340 17040
Text: Meteo HF FAX Agencies #2 1 av 4 http://www.sierrapapa.it/e_fax2.htm Meteo Immagini Images Previsioni Satellite Maps - Mappe Weather - Meteo Meteosat click Meteo - Meteosat images on line 24/24h. Meteo - Meteosat images on line FAX AGENCIES FREQUENCIES #2 FAX STATIONS FREQUENCIES IN THE WORLD
|
Original
|
24/24h.
OLT21
DCF37
LOT21
DCF54
RAW78
UTC 7910
GFE23
44750
RBX71
russia
1086-5.0
RDE72
13855
16340
17040
|
PDF
|
MCIMX28RM
Abstract: Freescale i.MX28 diagram LG LCD TV circuits led matrix 2388 rgb
Text: i.MX28 Applications Processor Reference Manual Document Number: MCIMX28RM Rev 2, 08/2013 i.MX28 Applications Processor Reference Manual, Rev. 2, 08/2013 2 Freescale Semiconductor, Inc. Contents Section number Title Page Chapter 1 Product Overview 1.1 i.MX28
|
Original
|
MCIMX28RM
MCIMX28RM
Freescale i.MX28
diagram LG LCD TV circuits
led matrix 2388 rgb
|
PDF
|
AMBA AXI dma controller designer user guide
Abstract: MCIMX28RM hdmi mhl transmitter I.MX28 TCD1304 transistor W2W STMP37xx TCD1304DG TFT 2.4"-2.5" color RGB-18 Bit control DRAM 2164
Text: i.MX28 Applications Processor Reference Manual Document Number: MCIMX28RM Rev. 1, 2010 i.MX28 Applications Processor Reference Manual, Rev. 1, 2010 2 Freescale Semiconductor, Inc. Contents Section Number Title Page Chapter 1 Product Overview 1.1 i.MX28
|
Original
|
MCIMX28RM
AMBA AXI dma controller designer user guide
MCIMX28RM
hdmi mhl transmitter
I.MX28
TCD1304
transistor W2W
STMP37xx
TCD1304DG
TFT 2.4"-2.5" color RGB-18 Bit control
DRAM 2164
|
PDF
|
36B65
Abstract: xc7z020 XC7Z045 zynq axi ethernet software example XC7Z 0xE0006000-0xE0006FFF XC7Z010 QT33 DS871 op441
Text: LogiCORE IP Processing System 7 v4.00.a DS871 April 24, 2012 Product Specification Introduction The Processing System 7 IP is the software interface around the Zynq Processing System. The Zynq -7000 family consists of an system-on-chip (SoC) style integrated processing system (PS) and a Programmable
|
Original
|
DS871
ZynqTM-7000
36B65
xc7z020
XC7Z045
zynq axi ethernet software example
XC7Z
0xE0006000-0xE0006FFF
XC7Z010
QT33
op441
|
PDF
|
axi interconnect xilinx
Abstract: axi3
Text: LogiCORE IP AXI External Slave Connector v1.00.a DS805 January 18, 2012 Product Specification Introduction LogiCORE IP Facts Table AXI External Slave Connector (axi_ext_slave_conn), lets you connect an AXI slave device outside of the embedded system module, using embedded module
|
Original
|
DS805
ZynqTM-7000,
axi interconnect xilinx
axi3
|
PDF
|
