Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    ANY BOOLEAN CIRCUIT USING NAND GATES Search Results

    ANY BOOLEAN CIRCUIT USING NAND GATES Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    MHM411-21 Murata Manufacturing Co Ltd Ionizer Module, 100-120VAC-input, Negative Ion Visit Murata Manufacturing Co Ltd
    SCL3400-D01-1 Murata Manufacturing Co Ltd 2-axis (XY) digital inclinometer Visit Murata Manufacturing Co Ltd
    D1U74T-W-1600-12-HB4AC Murata Manufacturing Co Ltd AC/DC 1600W, Titanium Efficiency, 74 MM , 12V, 12VSB, Inlet C20, Airflow Back to Front, RoHs Visit Murata Manufacturing Co Ltd
    SCC433T-K03-004 Murata Manufacturing Co Ltd 2-Axis Gyro, 3-axis Accelerometer combination sensor Visit Murata Manufacturing Co Ltd
    MRMS591P Murata Manufacturing Co Ltd Magnetic Sensor Visit Murata Manufacturing Co Ltd

    ANY BOOLEAN CIRCUIT USING NAND GATES Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    SN74HC00

    Abstract: No abstract text available
    Text: SN54HC00, SN74HC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCLS181B – DECEMBER 1982 – REVISED MAY 1997 D SN54HC00 . . . J OR W PACKAGE SN74HC00 . . . D, N, OR PW PACKAGE TOP VIEW Package Options Include Plastic Small-Outline (D), Thin Shrink Small-Outline (PW), and Ceramic Flat (W)


    Original     		SN54HC00, SN74HC00 SCLS181B 300-mil SN54HC00 SN74HC00 SN54HC00 SN74HC00ADBLE SN74HC00ADBR PDF

    Untitled

    Abstract: No abstract text available
    Text: SN54F20, SN74F20 DUAL 4-INPUT POSITIVE-NAND GATES SDFS041A – MARCH 1987 – REVISED OCTOBER 1993 • SN54F20 . . . J PACKAGE SN74F20 . . . D OR N PACKAGE TOP VIEW Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic


    Original     		SN54F20, SN74F20 SDFS041A 300-mil SN54F20 SN74F20 SN54F20 1Y17/2000) SCET004, PDF

    Untitled

    Abstract: No abstract text available
    Text: CD54ACT20, CD74ACT20 DUAL 4-INPUT POSITIVE-NAND GATES SCHS320 – NOVEMBER 2002 D D D D D D CD54ACT20 . . . F PACKAGE CD74ACT20 . . . E OR M PACKAGE TOP VIEW Inputs Are TTL-Voltage Compatible Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption


    Original     		CD54ACT20, CD74ACT20 SCHS320 24-mA MIL-STD-883, CD54ACT20 CD74ACT20 ACT20 59620051301QCA CD54ACT20F3A PDF

    Untitled

    Abstract: No abstract text available
    Text: SN54LV132A, SN74LV132A QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS SCLS394C – APRIL 1998 – REVISED MAY 2000 D D D D D D D EPIC  Enhanced-Performance Implanted CMOS Process Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C


    Original     		SN54LV132A, SN74LV132A SCLS394C MIL-STD-883, SN74LV132A, ////roarer/root/data13/imaging/BIT. /08032000/TXII/08022000/sn74lv132a SDYU001M, SCAU001A, SCEM128, PDF

    Untitled

    Abstract: No abstract text available
    Text: SN54HC10, SN74HC10 TRIPLE 3-INPUT POSITIVE-NAND GATES SCLS083B – DECEMBER 1982 – REVISED MAY 1997 D SN54HC10 . . . J OR W PACKAGE SN74HC10 . . . D OR N PACKAGE TOP VIEW Package Options Include Plastic Small-Outline (D) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and


    Original     		SN54HC10, SN74HC10 SCLS083B 300-mil SN54HC10 SN74HC10 SN54HC10 SDYA012 SN54/74HCT PDF

    74HCT 2-input AND gate

    Abstract: SN74HC00
    Text: SN54HC00, SN74HC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCLS181B – DECEMBER 1982 – REVISED MAY 1997 D SN54HC00 . . . J OR W PACKAGE SN74HC00 . . . D, N, OR PW PACKAGE TOP VIEW Package Options Include Plastic Small-Outline (D), Thin Shrink Small-Outline (PW), and Ceramic Flat (W)


    Original     		SN54HC00, SN74HC00 SCLS181B 300-mil SN54HC00 SN74HC00 SN54HC00 H1996) SDYA012 74HCT 2-input AND gate PDF

    pn sequence generator using d flip flop

    Abstract: pn sequence generator using jk flip flop FULL SUBTRACTOR using 41 MUX full subtractor circuit using xor and nand gates verilog code for 16 bit carry select adder verilog code pipeline ripple carry adder verilog code for jk flip flop vhdl for 8 bit lut multiplier ripple carry adder synchronous updown counter using jk flip flop Mux 1x8 74
    Text: 0373f.fm Page 1 Tuesday, May 25, 1999 8:59 AM Table of Contents Component Generators Introduction .3 AT40K Co-processor FPGAs .4


    Original     		0373f AT40K pn sequence generator using d flip flop pn sequence generator using jk flip flop FULL SUBTRACTOR using 41 MUX full subtractor circuit using xor and nand gates verilog code for 16 bit carry select adder verilog code pipeline ripple carry adder verilog code for jk flip flop vhdl for 8 bit lut multiplier ripple carry adder synchronous updown counter using jk flip flop Mux 1x8 74 PDF

    5962-87549012A

    Abstract: No abstract text available
    Text: SN54AC00, SN74AC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCAS524C – AUGUST 1995 – REVISED SEPTEMBER 1996 D D EPIC  Enhanced-Performance Implanted CMOS 1-µm Process Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), DIP


    Original     		SN54AC00, SN74AC00 SCAS524C SN54AC00 SN74AC00 SN54AC00 SCLA008 SZZU001B, SDYU001N, 5962-87549012A PDF

    Untitled

    Abstract: No abstract text available
    Text: SN74AS8003 DUAL 2-INPUT POSITIVE-NAND GATE SDAS305 – OCTOBER 1999 D PS PACKAGE TOP VIEW Packaged in Plastic Small-Outline Package 1A 1B 1Y GND description 1 8 2 7 3 6 4 5 VCC 2B 2A 2Y The SN74AS8003 device contains two independent 2-input positive-NAND gates. It


    Original     		SN74AS8003 SDAS305 avail995 scyd013 sdyu001x sgyc003d scyb017a PDF

    F00 nand ti

    Abstract: No abstract text available
    Text: SN54F00, SN74F00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES SDFS035A – MARCH 1987 – REVISED OCTOBER 1993 • SN54F00 . . . J PACKAGE SN74F00 . . . D OR N PACKAGE TOP VIEW Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic


    Original     		SN54F00, SN74F00 SDFS035A 300-mil SN54F00 SN74F00 SN54F00 SDYU001N, SCET004, F00 nand ti PDF

    Untitled

    Abstract: No abstract text available
    Text: SN54F10, SN74F10 TRIPLE 3-INPUT POSITIVE-NAND GATES SDFS039A – MARCH 1987 – REVISED OCTOBER 1993 • SN54F10 . . . J PACKAGE SN74F10 . . . D OR N PACKAGE TOP VIEW Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic


    Original     		SN54F10, SN74F10 SDFS039A 300-mil SN54F10 SN74F10 SN54F10 SDYA010 SZZU001B, PDF

    SN74HC132APW

    Abstract: DB1414 SN74HC132A
    Text: SN54HC132, SN74HC132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS SCLS034C – DECEMBER 1982 – REVISED MAY 1997 D D D D D SN54HC132 . . . J OR W PACKAGE SN74HC132 . . . D, DB, OR N PACKAGE TOP VIEW Operation From Very Slow Input Transitions


    Original     		SN54HC132, SN74HC132 SCLS034C 300-mil SN54HC132 SN74HC132 SCLA008 SZZU001B, SDYU001N, SCET004, SN74HC132APW DB1414 SN74HC132A PDF

    Untitled

    Abstract: No abstract text available
    Text: SN54HC10, SN74HC10 TRIPLE 3-INPUT POSITIVE-NAND GATES SCLS083B – DECEMBER 1982 – REVISED MAY 1997 D SN54HC10 . . . J OR W PACKAGE SN74HC10 . . . D OR N PACKAGE TOP VIEW Package Options Include Plastic Small-Outline (D) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and


    Original     		SN54HC10, SN74HC10 SCLS083B 300-mil SN54HC10 SN74HC10 SN54HC10 SZZU001B, PDF

    Untitled

    Abstract: No abstract text available
    Text: SN54F20, SN74F20 DUAL 4-INPUT POSITIVE-NAND GATES SDFS041A – MARCH 1987 – REVISED OCTOBER 1993 • SN54F20 . . . J PACKAGE SN74F20 . . . D OR N PACKAGE TOP VIEW Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic


    Original     		SN54F20, SN74F20 SDFS041A 300-mil SN54F20 SN74F20 SN54F20 1Y1997) SDYA010 PDF

    Untitled

    Abstract: No abstract text available
    Text: SN54AC00, SN74AC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCAS524C – AUGUST 1995 – REVISED SEPTEMBER 1996 D D EPIC  Enhanced-Performance Implanted CMOS 1-µm Process Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), DIP


    Original     		SN54AC00, SN74AC00 SCAS524C SN54AC00 SN74AC00 SN54AC00 SDYA010 SDYA012 SCLA008 PDF

    Untitled

    Abstract: No abstract text available
    Text: SN54AC10, SN74AC10 TRIPLE 3-INPUT POSITIVE-NAND GATES SCAS529B – AUGUST 1995 – REVISED SEPTEMBER 1996 D D EPIC  Enhanced-Performance Implanted CMOS 1-µm Process Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW)


    Original     		SN54AC10, SN74AC10 SCAS529B SN54AC10 SN74AC10 SN54AC10 SN74AC10D SDYA010 SDYA012 SCLA008 PDF

    Untitled

    Abstract: No abstract text available
    Text: SN54ACT00, SN74ACT00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCAS523B – AUGUST 1995 – REVISED AUGUST 1999 D D D SN54ACT00 . . . J OR W PACKAGE SN74ACT00 . . . D, DB, N, OR PW PACKAGE TOP VIEW Inputs Are TTL-Voltage Compatible EPIC  (Enhanced-Performance Implanted


    Original     		SN54ACT00, SN74ACT00 SCAS523B SN54ACT00 SN74ACT00 ACT00 SN54ACT00 SCAA035B SDYA009C SCBA004C PDF

    Untitled

    Abstract: No abstract text available
    Text: SN54ACT00, SN74ACT00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCAS523B – AUGUST 1995 – REVISED AUGUST 1999 D D D SN54ACT00 . . . J OR W PACKAGE SN74ACT00 . . . D, DB, N, OR PW PACKAGE TOP VIEW Inputs Are TTL-Voltage Compatible EPIC  (Enhanced-Performance Implanted


    Original     		SN54ACT00, SN74ACT00 SCAS523B SN54ACT00 SN74ACT00 ACT00 SN54ACT00 SCLA008 SZZU001B, SDYU001N, PDF

    Untitled

    Abstract: No abstract text available
    Text: SN54HC20, SN74HC20 DUAL 4-INPUT POSITIVE-NAND GATES SCLS086D – DECEMBER 1982 – REVISED FEBRUARY 2000 D SN54HC20 . . . J OR W PACKAGE SN74HC20 . . . D, DB, N, OR PW PACKAGE TOP VIEW Package Options Include Plastic Small-Outline (D), Shrink Small-Outline


    Original     		SN54HC20, SN74HC20 SCLS086D SN54HC20 SN74HC20 SN54HC20 FUN96) SDYA012 SN54/74HCT PDF

    Untitled

    Abstract: No abstract text available
    Text: SN54HC20, SN74HC20 DUAL 4-INPUT POSITIVE-NAND GATES SCLS086D – DECEMBER 1982 – REVISED FEBRUARY 2000 D SN54HC20 . . . J OR W PACKAGE SN74HC20 . . . D, DB, N, OR PW PACKAGE TOP VIEW Package Options Include Plastic Small-Outline (D), Shrink Small-Outline


    Original     		SN54HC20, SN74HC20 SCLS086D SN54HC20 SN74HC20 SN54HC20 SCLA008 SZZU001B, SDYU001N, PDF

    ic D flip flop 7474

    Abstract: IC 7474 truthtable philips for ic 7474 7474 D flip-flop circuit diagram PLHS502 7474 D flip-flop IC 7474 flipflop pin DIAGRAM OF IC 7474 INTERNAL DIAGRAM OF IC 7474 any boolean circuit using nand gates
    Text: Philips Semiconductors Programmable Logic Devices Designing with programmable macro logic INTRODUCTION TO PROGRAMMABLE MACRO LOGIC DESIGN CONCEPTS Programmable Macro Logic PML , an extension of the Programmable Logic Array (PLA) concept combines a programming or


    Original     		PLHS501 4-to-16 5-to-32 16-to-4 32-to-5 16-to-1 27-to-1 ic D flip flop 7474 IC 7474 truthtable philips for ic 7474 7474 D flip-flop circuit diagram PLHS502 7474 D flip-flop IC 7474 flipflop pin DIAGRAM OF IC 7474 INTERNAL DIAGRAM OF IC 7474 any boolean circuit using nand gates PDF

    Untitled

    Abstract: No abstract text available
    Text: Philips Components-Signetics PLHS601 Document No. 853-1476 ECN No. 00483 Date of Issue September 21,1990 Status Product Specification Programmable macro logic PML Programmable Logic Devices FEATURES DESCRIPTION • Delay per internal NAND function =. 4.5ns typ


    OCR Scan     		PLHS601 MP68CC 40-pin 68-pin AS-68-40-01P-6 CALIFORNIA94088-3409 PDF

    PLHS502

    Abstract: No abstract text available
    Text: Philips Components-Signetics Document No. 8 5 3 -1 4 0 5 ECN No. 985 1 4 Date of Issue January 9, 1990 Status Product Specification PLHS502 Programmable macro logic PML Programmable Logic Devices FEATURES STRUCTURE DESCRIPTION • Programmable Macro Logic


    OCR Scan     		PLHS502 PLHS502 40MHz PDF

    PML2552KA

    Abstract: No abstract text available
    Text: Philips C om ponents-Signetics Document No. 853-1475 ECN No. 00481 Date of Issue September 20, 1990 Status Product Specification PML2552 Programmable macro logic PML Programmable Logic Devices FEA TURES PROPAGATION DELAYS • Full connectivity • Delay per internal NAND gate


    OCR Scan     		PML2552 50MHz PML2552 cust247-5700 P68CC 15908C* 15908D 40-pin AS-68-40-04P-6 PML2552KA PDF