ACT ACT HEN NED Search Results

toshiba tlc 711

Abstract: RDRAM Clock T3D Toshiba
Contextual Info: TO SH IB A T E N T A T IV E TC59RM716 8 MB/RB T O S H IB A M O S D IG IT A L IN T E G R A T E D C IR C U IT SILIC O N M O N O L IT H IC Overview The Direct R a m b u s T M DRAM (Direct RDRAMTM) is a general-purpose high performance memory device suitable for use in a broad range of applications including computer memory, graphics, video

Am29337

Contextual Info: Am29337 16-Bit Bounds Checker Double Comparator Out-of-Bounds Flag - C om pares a 16-bit input num ber with a low er lim it and an upper limit - Flags values th a t are outside the bounds of a lower and an upper limit Cascadable Compares Signed or Unsigned Numbers

IS43R32800

Abstract: 43R32800
Contextual Info: IS43R32800 8Mx32 256Mb DDR Synchronous DRAM FEATURES • Vdd/Vddq=2.5V+0.2V -5, -6, -75 • Double data rate architecture; two data transfers per clock cycle • Bidirectional, data strobe (DQS) is transmitted/ received with data • Differential clock input (CLK and /CLK)

IS46R32800B

Abstract: 46R32800B
Contextual Info: IS46R32800B 8Mx32 256Mb DDR Synchronous DRAM FEATURES • Vdd/Vddq=2.5V+0.2V -6, -75 • Double data rate architecture; two data transfers per clock cycle • Bidirectional, data strobe (DQS) is transmitted/ received with data • Differential clock input (CLK and /CLK)

Contextual Info: IS46R32800B 8Mx32 256Mb DDR Synchronous DRAM FEATURES •฀ VDD/VDDQ=2.5V+0.2V -6, -75 •฀ Double data rate architecture; two data transfers per clock cycle •฀ Bidirectional, data strobe (DQS) is transmitted/ received with data •฀ Differential clock input (CLK and /CLK)

Contextual Info: IS43R32800B 8Mx32 256Mb DDR Synchronous DRAM FEATURES •฀ VDD/VDDQ=2.5V+0.2V -5, -6, -75 •฀ Double data rate architecture; two data transfers per clock cycle •฀ Bidirectional, data strobe (DQS) is transmitted/ received with data •฀ Differential clock input (CLK and /CLK)

IS43R32800B

Abstract: 43R32800B IS43R32800 IS43R32800B-75BI IS43R32800B-5B
Contextual Info: IS43R32800B 8Mx32 256Mb DDR Synchronous DRAM FEATURES • Vdd/Vddq=2.5V+0.2V -5, -6, -75 • Double data rate architecture; two data transfers per clock cycle • Bidirectional, data strobe (DQS) is transmitted/ received with data • Differential clock input (CLK and /CLK)

Contextual Info: IS43R32800 8Mx32 256Mb DDR Synchronous DRAM FEATURES •฀ VDD/VDDQ=2.5V+0.2V -5, -6, -75 •฀ Double data rate architecture; two data transfers per clock cycle •฀ Bidirectional, data strobe (DQS) is transmitted/ received with data •฀ Differential clock input (CLK and /CLK)

00D05

Contextual Info: MITSUBISHI LSIs MH1M09AOJ-8,-10,-12/ MHlM09A0JA-8,-10,-12 FAST PAGE MODE 1048576-W 0RD BY 9-BIT DYNAMIC RAM DESCRIPTION PIN CONFIGURATION TOP VIEW The M H 1M 09A0J, J A is 1048576 word x 9 b it dynam ic RAM and consists o f nine industry standard 1M x 1 d y ­

8080a intel microprocessor Architecture Diagram

Abstract: Z8530 ABOTT microprocessor 80286 AM7960 SDLC scc pll TTPC CRC-16 Z8000 Z8030
Contextual Info: Z8030/Z8530 H Z8030/Z8530(H) Serial Communications Controller DISTINCTIVE CHARACTERISTICS T w o 0 to 2 M bps fu ll d u p le x se ria l ch a n n e ls Each channel has independent oscillator, baud-rate generator, and PLL for clock recovery, dram atically reducing external com ponents.

Contextual Info: r z 7 S C S -T H O M S O N “ 7# li* « L iO T ô K S ' TDA0161 PROXIMITY DETECTORS • OUTPUT C U R R E N T: 10 mA ■ OSCILLATOR FREQUENCY : 10 MHz ■ SUPPLY VOLTAGE : + 4 TO + 35 V M IN ID IP/2 DESCRIPTION SO-8J TO-99 These monolithic integrated circuits are designed

Contextual Info: DS21T11 PRODUCT PREVIEW DALLAS SEMICONDUCTOR DS21T11 SCSI Terminator FEATURES Fully com pliant Ultra SCSI PIN ASSIGNMENT with S C S I-1 , Fast SCSI and Provides active term ination for 18 signal lines 5% tolerance on term ination resistors and voltage regulator

D481850G

Abstract: t838 D481850
Contextual Info: PRELIMINARY DATA SHEET MOS INTEGRATED CIRCUIT ¿ P D 481850 f o r R e v . L 8 M-BIT SYNCHRONOUS GRAM 128K-WORD BY 32-BIT BY 2-BANK Description The /¿PD481850 is a synchronous graphics memory (SGRAM organized as 131,072 words x 32 bits x 2 banks random access port.

M51594afp

Contextual Info: MITSUBISHI SOUND PROCESSORS M51594AFP PICKUP SERVO CONTROL DESCRIPTION The M 51594A F P com pact disc is a sem iconductor players. It integrated circuit PIN CONFIGURATION TOP VIEW cryises o f amplifiers, sw itches, APC SW OUT [ T comparators and logic controller fo r servo control o f an

80486 microprocessor block diagram and pin diagram

Abstract: CY7C1324
Contextual Info: CYPRESS CY7C1324 3.3V 128K x 18 Synchronous Cache RAM Features Functional Description • S u p p o rts 117 -M H z m icro p ro c ess o r c a ch e s y ste m s w ith zero w ait states T he C Y 7 C 1 324 is a 3.3V, 128K by 18 synch ron ous cache RAM d e sig ned to interface w ith high-speed m icro proce ssors

Contextual Info: fax id: 1080 CY7C1329 64K x 32 Synchronous-Pipelined Cache RAM Featu res Funct ional Description T h e C Y 7 C 1 329 is 3.3 V 64 K by 32 synch ron ous-p ip eline d cache SR AM designed to su p p o rt zero w a it state seco nd ary cache with m inim al glue logic.

rtd 2660

Abstract: RPX 10 PLC programming GK transistor 72 SK 10 BAT 065 je350 transistor kl1 TRANSISTOR JE350 resistor 400ohm VOLTAGE LEVEL RELAY SJ 195
Contextual Info: /= T ^7 # I S G S -T H O M S O N KÆO [^@[l[L[l©Tr[^ Q [RDD©S L3037 SUBSCRIBER LINE INTERFACE CIRCUIT PRELIM IN ARY DATA I • ■ . . ■ . ■ ■ . ■ ■ ■ M O N O C H IP S ILIC O N SLIC S U IT A B LE FOR P U B LIC /P R IV A T E A P P LIC A T IO N S

Contextual Info: Semiconductor Data Sheet October 1998 File Number 4129.3 10-Bit, 40 MSPS A/D Converter Features T he H I5746 is a m onolithic, 10-bit, an alog-to-d ig ital co n ve rte r fab ricated in a C M O S process. It is de sig ned for • S am pling R a t e .40 M SPS

P502C

Abstract: aish connector iso 2593 EIA-S30 SP502A
Contextual Info: Sipe* SP502 SIGNAL P R O C tS S IN C i fcXCFi I T N O t Multi-Mode Serial Transceiver Single-Chip Serial Transceiver Supports Industry-Standard Software-Selectable Protocols: — RS232 V.28 — RS422A (V.11, X.27) — RS449 — RS485 — V.35 — EIA-530

Contextual Info: MftS 2 2 FUJITSU M B86962 10BASE-T TRANSCEIVER FOR TWISTED PAIR ETHERNET FEBRUARY 1991 PRELIMINARY DATA SHEET face permits capacitive coupling to the external Manchester encoder/decoder, eliminating the isola­ tion coupling transformer usually required at that in­

ET9421

Abstract: ET9420 N-Channel Microcontrollers gi 9420 ET9320 OPTION17
Contextual Info: O THOMSON SEMICONDUCTEURS ET9420/942179422 • ET9320/932179322 SINGLE-CHIP MICROCONTROLLERS T h e E T 9 4 2 0 / 9 4 2 1 /9 4 2 2 , E T 9 3 2 0 / 9 3 2 1 an d 9 3 2 2 Sin g le- C h ip NC h a n n e l M ic ro c o n tro lle rs are fu lly co m p atib le w ith th e C O P S

S037D

Contextual Info: TL7702B, TL7705B, TL7702BY, TL7705BY SUPPLY VOLTAGE SUPERVISORS SLVS037D - SEPTEMBER 1989 - REVISED AUGUST 1995 * P ow e r - O n R e s e t G e n e r a t o r TL77xxBC . . . P OR D P A C K A G E T L 7 7 x x B M . . . JG P A C K A G E * A ut o m a t i c R e s e t Ge n e r a t i o n After

opb 3902

Abstract: esis power ups RCA Solid State amplifier TETRA TETRA radio HT-200R RCA SOLID STATE sds ts2 TETRA monitoring audi mmi
Contextual Info: 3900 Series Digital Radio Test Set TETRA Option Manual 1002-4401-3P0 Issue-8 EXPORT CONTROL WARNING: This document contains controlled technology or technical data under the jurisdiction of the Export Administration Regulations EAR , 15 CFR 730-774. It cannot be transferred to any foreign

ats vd hen tv

Contextual Info: €SS ESS Technology, Inc. ES3301 A/V Transport Demultiplexer, Descrambler Product Brief O VERVIEW FEATURES The ES3301 is a versatile tran spo rt-la yer dem ultiplexer, parser, and d escram bler designed fo r Set-Top Box, DVD, and B roadcast PC applications. It is fu lly program m able