Untitled
Abstract: No abstract text available
Text: BRIGHT LED ELECTRONICS CORP. BS-A35A1RI SINCE 1981 Features : 1. 0.31 inch 8.00mm Digit Height. 2. Continuous uniform segments. 3. Low power requirement. 4. Excellent characters appearance. 5. Solid state reliability. 6. Categorized for luminous intensity.
|
Original
|
BS-A35A1RI
BS-A35A1RI
|
PDF
|
Untitled
Abstract: No abstract text available
Text: BRIGHT LED ELECTRONICS CORP. BS-A35A1RI-A SINCE 1981 Features : 1. 0.31 inch 8.00mm Digit Height. 2. Continuous uniform segments. 3. Low power requirement. 4. Excellent characters appearance. 5. Solid state reliability. 6. Categorized for luminous intensity.
|
Original
|
BS-A35A1RI-A
BS-A35A1RI-A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 3.3 VOLT CMOS SyncBiFlFO WITH BUS-MATCHING 256 x 36 x 2, 512 x 36 x 2, 1,024x36x2 Integrated Device Technology, Inc. PRELIMINARY IDT72V3624 IDT72V3634 IDT72V3644 • M aster R eset clears d ata and configures FIFO, Partial R eset clears data but retains configuration settings
|
OCR Scan
|
024x36x2
IDT72V3624
IDT72V3634
IDT72V3644
128-pin
T723624/723634/723644
PK128-1)
72V3624
72V3634
72V3644
|
PDF
|
Untitled
Abstract: No abstract text available
Text: | CMOS Bus-Matching SyncFlFO 256 x 36, 512 x 36,1,024 x 36 dt PRELIMINARY ¡DT723633 IDT723643 Integrated D ev ic e Techno logy, Inc. NOTE: There is an errata notice on the last page and the corrections have been incorporated into this document. FEATURES:
|
OCR Scan
|
DT723633
IDT723643
IDT723623-256
IDT723633-512
T723643-1
MO-136,
2S771
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CMOS Clocked FIFO With Bus Matching and Byte Swapping IDT723613 64x36 Integrated Device Technology, Inc. FEATURES: • Free-running CLKA and CLKB may be asynchronous or coincident permits simultaneous reading and writing of data on a single clock edge • 64 x 36 storage capacity FIFO buffering data from Port A
|
OCR Scan
|
IDT723613
64x36
36-bits
18-bits
00S742b
IDT723613
PN120-1)
PQ132-1)
3145drw21
|
PDF
|
Untitled
Abstract: No abstract text available
Text: In te g ra te d D e v i e T e d h n o Jo g y , lie . CMOS Triple Bus SyncFlFO1 With Bus-Matching 256 x 36 x 2, 512 x 36 x 2, 1024x36x2 PRELIMINARY IDT723626 IDT723636 IDT723646 NOTE: There are two errata notices at the end of this data sheet. The May 20 errata describes corrections that have
|
OCR Scan
|
1024x36x2
IDT723626
IDT723636
IDT723646
18-bit
18-bits
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CMOS SyncBiFlFO WITH BUS MATCHING AND BYTE SWAPPING 64 x 36 x 2 IDT723614 Integrated Device Technology, Inc. FEATURES: • Free-running CLKA and CLKB can be asynchronous or coincident simultaneous reading and writing of data on a single clock edge is permitted
|
OCR Scan
|
IDT723614
36-bits
18-bits
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 3.3 VOLT CMOS CLOCKED FIFO WITH BUS-MATCHING AND BYTE SWAPPING 64 x 36 • Passive parity checking on each Port • Parity Generation can be selected for each Port • Available in 132-pin plastic quad flat package PQF , or space saving 120-pin thin quad flat package (TQFP)
|
OCR Scan
|
132-pin
120-pin
IDT723613
IDT72V3613
83MHz
com/docs/PSC4036
com/docs/PSC4021
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Integrated Device Technology, Inc. CMOS Sync BiFlFO With Bus-Matching 256x36x2, 512x36x2, 1,024x36x2 PRELIMINARY IDT723624 IDT723634 IDT723644 NOTE: There is an errata notice on the last page and the corrections have not been incorporated into this document.
|
OCR Scan
|
256x36x2,
512x36x2,
024x36x2
IDT723624
IDT723634
IDT723644
2S771
|
PDF
|
Untitled
Abstract: No abstract text available
Text: |dy Integrated Dev ice Technology, Inc. CMOS Triple Bus SyncFlFO With Bus-Matching 256 x 36 x 2, 512 x 36 x 2, 1024x36x2 PRELIMINARY I D T y iii ll IDT723646 FEATURES: • Memory storage capacity: IDT723626-256 x 36 x 2 IDT723636-512 x 3 6 x 2 IDT723646-10 2 4 x 3 6 x 2
|
OCR Scan
|
1024x36x2
IDT723646
IDT723626-256
IDT723636-512
IDT723646-10
36-bit
18-bit
IDT723626/723636/723646
PK128-1)
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Integrated Device TechnoJogy, lie. PRELIMINARY IDT723624 IDT723634 IDT723644 CMOS Sync BiFlFO With Bus-Matching 256 x 36 x 2, 512 x 36 x 2, 1024x36x2 NOTE: There is an errata notice on the last page and the corrections have not been incorporated into this document.
|
OCR Scan
|
IDT723624
IDT723634
IDT723644
1024x36x2
|
PDF
|
723674
Abstract: IDT723654 IDT723664 IDT723674
Text: CMOS SyncBiFIFOTM WITH BUS-MATCHING 2,048 x 36 x 2, 4,096 x 36 x 2, 8,192 x 36 x 2 FEATURES: PRELIMINARY IDT723654 IDT723664 IDT723674 ♦ Port B bus sizing of 36 bits long word , 18 bits (word) and 9 bits (byte) ♦ Big- or Little-Endian format for word and byte bus sizes
|
Original
|
IDT723654
IDT723664
IDT723674
128-pin
PK128-1)
com/docs/PSC4045
723674
IDT723654
IDT723664
IDT723674
|
PDF
|
V04 SOT23-5
Abstract: SOT23 M7 sot23-5 A40 A36A LMV101 LMV102 LMV105 LMV110 LMV321 SC70-5
Text: LMV101/102/105/110 Fixed-Gain Amplifiers General Description Features The LMV101/102/105/110 fixed-gain amplifier family integrates a rail-to-rail op amp, two internal gain-setting resistors and a V+/2 bias circuit into one ultra tiny package, SC70-5 or SOT23-5. Fixed inverting gains of −1, −2, −5, and −10 are
|
Original
|
LMV101/102/105/110
LMV101/102/105/110
SC70-5
OT23-5.
LMV321,
V04 SOT23-5
SOT23 M7
sot23-5 A40
A36A
LMV101
LMV102
LMV105
LMV110
LMV321
|
PDF
|
pdic cd
Abstract: No abstract text available
Text: SN74ABT361 3 64 x 36 C L O C K E D F I R ST - I N, F I R S T - O U T M E M O R Y WITH BUS M A T C H IN G AND BYTE S W A P P I N G SC B S 128E -JU LY 1 9 9 2 - REVISED FEBRUARY 1996 F r e e - R u n n i n g C L K A and C L K B Can Be M i c r o p r o c e s s o r I nt er fac e Co nt rol Logic
|
OCR Scan
|
SN74ABT361
pdic cd
|
PDF
|
|
|
IDT723623
Abstract: IDT723633 IDT723643 B35b
Text: CMOS Bus-Matching SyncFIFO 256 x 36, 512 x 36, 1,024 x 36 PRELIMINARY IDT723623 IDT723633 IDT723643 Integrated Device Technology, Inc. NOTE: There is an errata notice on the last page and the corrections have been incorporated into this document. FEATURES:
|
Original
|
IDT723623
IDT723633
IDT723643
IDT723623
IDT723633
IDT723643
B35b
|
PDF
|
IDT72V3623
Abstract: IDT72V3653 IDT72V3663 IDT72V3673
Text: 3.3 VOLT CMOS SyncFIFOTM WITH BUS-MATCHING 2,048 x 36, 4,096 x 36, 8,192 x 36 FEATURES: ADVANCE INFORMATION IDT72V3653 IDT72V3663 IDT72V3673 ♦ ♦ Retransmit Capability Reset clears data and configures FIFO, Partial Reset clears data but retains configuration settings
|
Original
|
IDT72V3653
IDT72V3663
IDT72V3673
128-pin
IDT723653/723663/723673
PK128-1)
72V3653
72V3663
72V3673
com/docs/PSC4045
IDT72V3623
IDT72V3653
IDT72V3663
IDT72V3673
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CMOS SyncFIFOTM WITH BUS-MATCHING 2,048 x 36 4,096 x 36 8,192 x 36 • • • FEATURES • • • • • • • Memory storage capacity: IDT723653 – 2,048 x 36 IDT723663 – 4,096 x 36 IDT723673 – 8,192 x 36 Clock frequencies up to 83 MHz 8 ns access time
|
Original
|
IDT723653
IDT723663
IDT723673
PK128-1)
drw25
|
PDF
|
IC51-1324-828
Abstract: IDT723613 IDT72V3613
Text: IDT72V3613 3.3 VOLT CMOS CLOCKED FIFO WITH BUS-MATCHING AND BYTE SWAPPING 64 x 36 FEATURES: ♦ ♦ ♦ Passive parity checking on each Port Parity Generation can be selected for each Port Available in 132-pin plastic quad flat package PQF , or space saving 120-pin thin quad flat package (TQFP)
|
Original
|
IDT72V3613
132-pin
120-pin
IDT723613
83MHz
PN120-1)
PQ132-1)
72V3613
com/docs/PSC4036
com/docs/PSC4021
IC51-1324-828
IDT723613
IDT72V3613
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 3.3 VOLT CMOS SyncBiFlFO WITH BUS-MATCHING 2 5 6 x 3 6 x 2, 512 x 3 6 x 2, 1,024 x 36 x 2_ FEATURES: • Memory storage capacity: IDT72V3624-256 x 36 x 2 IDT72V3634-512 x 36 x 2 IDT72V3644-1,024x36x2 • Clock frequencies up to 83 MHz 8ns access time
|
OCR Scan
|
IDT72V3624-256
IDT72V3634-512
IDT72V3644-1
024x36x2
PK128-1)
72V3624
72V3634
72V3644
com/docs/PSC4045
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CMOS BUS-MATCHING SyncFIFOTM 256 x 36, 512 x 36, 1,024 x 36 FEATURES: • • • • • • • • • Memory storage capacity: IDT723623 – 256 x 36 IDT723633 – 512 x 36 IDT723643 – 1,024 x 36 Clocked FIFO buffering data from Port A to Port B Clock frequencies up to 83 MHz 8 ns access time
|
Original
|
IDT723623
IDT723633
IDT723643
PK128-1)
drw22
|
PDF
|
Untitled
Abstract: No abstract text available
Text: IDT72V3613 3.3 VOLT CMOS CLOCKED FIFO WITH BUS-MATCHING AND BYTE SWAPPING 64 x 36 • • FEATURES: • • • • • • • • • • • • • 64 x 36 storage capacity FIFO buffering data from Port A to Port B Supports clock frequencies up to 83MHz
|
Original
|
IDT72V3613
83MHz
PN120-1)
PQ132-1)
72V3613
|
PDF
|
723674
Abstract: No abstract text available
Text: 3.3 VOLT CMOS SyncBiFIFOTM WITH BUS-MATCHING 2,048 x 36 x 2 4,096 x 36 x 2 8,192 x 36 x 2 • • • FEATURES • • • • • • • Memory storage capacity: IDT72V3654 – 2,048 x 36 x 2 IDT72V3664 – 4,096 x 36 x 2 IDT72V3674 – 8,192 x 36 x 2 Clock frequencies up to 100 MHz 6.5ns access time
|
Original
|
IDT72V3654
IDT72V3664
IDT72V3674
2V3674
drw36
723674
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CMOS TRIPLE BUS SyncFIFOTM WITH BUS-MATCHING 256 x 36 x 2, 512 x 36 x 2 1,024 x 36 x 2 FEATURES: • • • • • • • • • Memory storage capacity: IDT723626 – 256 x 36 x 2 IDT723636 – 512 x 36 x 2 IDT723646 – 1,024 x 36 x 2 Clock frequencies up to 83 MHz 8ns access time
|
Original
|
IDT723626
IDT723636
IDT723646
36-bit
18-bit
18-bit
com/docs/PSC4045
|
PDF
|
IDT723624
Abstract: IDT723634 IDT723644
Text: CMOS SyncBiFIFO with Bus-Matching 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2 Integrated Device Technology, Inc. IDT723624 IDT723634 IDT723644 • Port B bus sizing of 36-bits long word , 18-bits (word) and 9-bits (byte) • Big- or Little-Endian format for word and byte bus sizes
|
Original
|
IDT723624
IDT723634
IDT723644
36-bits
18-bits
128-pin
PK128-1)
IDT723624
IDT723634
IDT723644
|
PDF
|
