sn74as306
Abstract: No abstract text available
Text: SN74AS305 OCTAL DIVIDE-BY-2 CIRCUIT/CLOCK DRIVER D3SM, JUNE 1990 - REVISED SEPTEMBER 1990 Maximum Output Skew of 1 ns D OR N PACKAGE {TOP VIEW Maximum Pulse Skew of 1 n* 03 [ Center Pin Vcc and GND Configurations Minimize High-Speed Switching Noise U 04 [ 2
|
OCR Scan
|
SN74AS305
300-mil
sn74as306
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN74AS305 OCTAL DIVIDE-BY-2 CIRCUIT/CLOCK DRIVER D3596, JUNE 1990 D OR N PACKAGE CTOP VIEW Maximum Output Skew of 1 ns Maximum Pulse Skew of 1 ns Center Pin Vc c and GND Configurations Minimize High-Speed Switching Noise Package Options Include Plastic “Small
|
OCR Scan
|
SN74AS305
D3596,
300-mil
|
PDF
|
CDC305
Abstract: SN74AS305
Text: CDC305 OCTAL DIVIDEĆBYĆ2 CIRCUIT/CLOCK DRIVER SCAS326A − JUNE 1990 − REVISED NOVEMBER 1995 D D D D D D D OR N PACKAGE TOP VIEW Replaces SN74AS305 Maximum Output Skew of 1 ns Maximum Pulse Skew of 1 ns TTL-Compatible Inputs and Outputs Center-Pin VCC and GND Configurations
|
Original
|
CDC305
SCAS326A
SN74AS305
300-mil
CDC305
SN74AS305
|
PDF
|
CDC305
Abstract: SN74AS305
Text: CDC305 OCTAL DIVIDE-BY-2 CIRCUIT/CLOCK DRIVER SCAS326A – JUNE 1990 – REVISED NOVEMBER 1995 D D D D D D D OR N PACKAGE TOP VIEW Replaces SN74AS305 Maximum Output Skew of 1 ns Maximum Pulse Skew of 1 ns TTL-Compatible Inputs and Outputs Center-Pin VCC and GND Configurations
|
Original
|
CDC305
SCAS326A
SN74AS305
300-mil
CDC305
SN74AS305
|
PDF
|
SCAS326A
Abstract: CDC305 CDC305-1N CDC305D CDC305DR CDC305N SN74AS305
Text: CDC305 OCTAL DIVIDE-BY-2 CIRCUIT/CLOCK DRIVER SCAS326A – JUNE 1990 – REVISED NOVEMBER 1995 D D D D D D D OR N PACKAGE TOP VIEW Replaces SN74AS305 Maximum Output Skew of 1 ns Maximum Pulse Skew of 1 ns TTL-Compatible Inputs and Outputs Center-Pin VCC and GND Configurations
|
Original
|
CDC305
SCAS326A
SN74AS305
300-mil
CDC305
SCAS326A
CDC305-1N
CDC305D
CDC305DR
CDC305N
SN74AS305
|
PDF
|
CDC305
Abstract: SN74AS305
Text: CDC305 OCTAL DIVIDE-BY-2 CIRCUIT/CLOCK DRIVER SCAS326A – JUNE 1990 – REVISED NOVEMBER 1995 D D D D D D D OR N PACKAGE TOP VIEW Replaces SN74AS305 Maximum Output Skew of 1 ns Maximum Pulse Skew of 1 ns TTL-Compatible Inputs and Outputs Center-Pin VCC and GND Configurations
|
Original
|
CDC305
SCAS326A
SN74AS305
300-mil
CDC305
SN74AS305
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN74AS305 OCTAL DIVIDE-BY-2 CIRCUIT/CLOCK DRIVER 0 3 5 9 6 , JU N E 1990 D OR N PACKAGE Maximum Output Skew of 1 ns T O P V IE W Maximum Pulse Skew of 1 ns u Q3 [ Center Pin and GND Configurations Minimize High-Speed Switching Noise Q 4[ 2 GND [ 3 GND [ 4
|
OCR Scan
|
SN74AS305
300-mil
74AS305
|
PDF
|
SN74AS305D
Abstract: SN74AS305DR SN74AS305N
Text: PACKAGE OPTION ADDENDUM www.ti.com 24-Jun-2005 PACKAGING INFORMATION Orderable Device Status 1 Package Type Package Drawing Pins Package Eco Plan (2) Qty Lead/Ball Finish MSL Peak Temp (3) SN74AS305D OBSOLETE SOIC D 16 TBD Call TI Call TI SN74AS305DR OBSOLETE
|
Original
|
24-Jun-2005
SN74AS305D
SN74AS305DR
SN74AS305N
SN74AS305D
SN74AS305DR
SN74AS305N
|
PDF
|
CDC305
Abstract: SN74AS305
Text: CDC305 OCTAL DIVIDE-BY-2 CIRCUIT/CLOCK DRIVER SCAS326A – JUNE 1990 – REVISED NOVEMBER 1995 D D D D D D D OR N PACKAGE TOP VIEW Replaces SN74AS305 Maximum Output Skew of 1 ns Maximum Pulse Skew of 1 ns TTL-Compatible Inputs and Outputs Center-Pin VCC and GND Configurations
|
Original
|
CDC305
SCAS326A
SN74AS305
300-mil
CDC305
SN74AS305
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CDC305 OCTAL DIVIDE-BY-2 CIRCUIT/CLOCK DRIVER SCAS326A – JUNE 1990 – REVISED NOVEMBER 1995 D D D D D D D OR N PACKAGE TOP VIEW Replaces SN74AS305 Maximum Output Skew of 1 ns Maximum Pulse Skew of 1 ns TTL-Compatible Inputs and Outputs Center-Pin VCC and GND Configurations
|
Original
|
CDC305
SCAS326A
SN74AS305
300-mil
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CDC305 OCTAL DIVIDE-BY-2 CIRCUIT/CLOCK DRIVER SCAS326 - JUNE 1990 - REVISED MARCH 1994 Replaces SN74AS305 Maximum Output Skew of 1 ns Maximum Pulse Skew of 1 ns TTL-Compatible Inputs and Outputs Center-Pin Vqc and GND Configurations Minimize High-Speed Switching Noise
|
OCR Scan
|
CDC305
SCAS326
SN74AS305
300-mil
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CDC305 OCTAL DIVIDE-BY-2 CIRCUIT/CLOCK DRIVER SCAS326A.-JUNE 1990 - REVISED NOVEMBER 1995 D OR N PACKAGE fTOP VIEW • Replaces SN74AS305 • Maximum Output Skew of 1 ns • Maximum Pulse Skew of 1 ns • TTL-Compatible Inputs and Outputs • Center-PIn Vcc and GND Configurations
|
OCR Scan
|
CDC305
SCAS326A
SN74AS305
300-mil
|
PDF
|
CDC305
Abstract: SN74AS305
Text: CDC305 OCTAL DIVIDE-BY-2 CIRCUIT/CLOCK DRIVER SCAS326 - JUNE 1990 - REVISED MARCH 1994 Replaces SN74AS305 Maximum Output Skew of 1 ns Maximum Pulse Skew of 1 ns TTL-Compatible Inputs and Outputs Center-Pin Vcc and GND Configurations Minimize High-Speed Switching Noise
|
OCR Scan
|
CDC305
SCAS326
SN74AS305
300-mil
CDC305
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CDC305 OCTAL DIVIDE-BY-2 CIRCUIT/CLOCK DRIVER SCAS326A- JUNE 1990 - REVISED NOVEMBER 1995 D O R N PACKAGE TOP VIEW R ep l ac es SN74AS305 M a x i m u m O u t p u t S k e w o f 1 ns M a x i m u m Pu l se S k e w o f 1 ns Q 3[ 1 Q 4[ 2 T T L - C o m p a t i b l e I n p u t s and O u t p u t s
|
OCR Scan
|
CDC305
SCAS326A-
SN74AS305
300-mi
|
PDF
|
|