Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    7C382P Search Results

    7C382P Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    programmer manual EPLD cypress

    Abstract: pASIC380 programming manual EPLD CY7C383A GAL programmer schematic
    Text: filename: Tuesday, August 11, 1992 Revision: October 9, 1995 pASIC380 Family UltraLogict Very High Speed CMOS FPGAs D Robust routing resources Features D Very high speed D D D D D D D Ċ Loadable counter frequencies greater than 150 MHz Ċ ChipĆtoĆchip operating frequencies


    Original
    pASIC380 16bit programmer manual EPLD cypress pASIC380 programming manual EPLD CY7C383A GAL programmer schematic PDF

    CY7C381P-2JC

    Abstract: CY7C381P-2JI vial
    Text: 7C381A: Monday, September 20, 1993 Revision: October 9, 1995 CY7C381P 7C382P UltraLogict Very High Speed 1K Gate CMOS FPGA Features D Very high speed D D D D D D Ċ Loadable counter frequencies greater than 150 MHz Ċ ChipĆtoĆchip operating frequencies


    Original
    7C381A: CY7C381P CY7C382P 68pin 69pin 100pin CY7C381P-2JC CY7C381P-2JI vial PDF

    Untitled

    Abstract: No abstract text available
    Text: CY7C381P 7C382P CYPRESS Features • Very high speed — Loadable counter frequencies greater than 150 MHz — Chip-to-chip operating frequencies up to 110 MHz — Input + logic cell + output delays under 6 ns • Unparalleled FPGA performance for counters, data path, state machines,


    OCR Scan
    CY7C381P CY7C382P 68-pin 69-pin 100-pin 16-bit 68-Lead CY7C382P-XGM PDF

    382P

    Abstract: No abstract text available
    Text: CY7C381P 7C382P W CYPRESS Features • UltraLogic Very High Speed IK Gate CMOS FPGA Functional Description — Fast, fu lly a u to m a tic p la ce and rou te Very high speed — W aveform sim u la tio n w ith back a n n otated net d elays — L oad ab le cou n ter freq u en cies


    OCR Scan
    100-pin 7C382P 382P PDF

    Untitled

    Abstract: No abstract text available
    Text: > CYPRESS Features • Full 33V operation • Very high speed — Loadable counter frequencies greater than 100 MHz — Chip-8-chip operating frequencies up to 85 MHz — Input + logic cell + output delays under 7 ns • Unparalleled FPGA performance for counters, data path, state machines,


    OCR Scan
    208-pin 352-pin 16-bit SIC380 pASIC380, PDF