AC86
Abstract: ti AC86 SN54AC86 SN74AC86 SN74AC86D SN74AC86DBR SN74AC86DR SN74AC86N SN74AC86NSR SN74AC86PWR
Text: SN54AC86, SN74AC86 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES SCAS533B – AUGUST 1995 – REVISED SEPTEMBER 2002 D D D SN54AC86 . . . J OR W PACKAGE SN74AC86 . . . D, DB, N, NS, OR PW PACKAGE TOP VIEW 2-V to 6-V VCC Operation Inputs Accept Voltages to 6 V Max tpd of 9 ns at 5 V
|
Original
|
SN54AC86,
SN74AC86
SCAS533B
SN54AC86
AC86
ti AC86
SN54AC86
SN74AC86
SN74AC86D
SN74AC86DBR
SN74AC86DR
SN74AC86N
SN74AC86NSR
SN74AC86PWR
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54AC86, SN74AC86 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES SCAS533B – AUGUST 1995 – REVISED SEPTEMBER 2002 D D D SN54AC86 . . . J OR W PACKAGE SN74AC86 . . . D, DB, N, NS, OR PW PACKAGE TOP VIEW 2-V to 6-V VCC Operation Inputs Accept Voltages to 6 V Max tpd of 9 ns at 5 V
|
Original
|
SN54AC86,
SN74AC86
SCAS533B
SN54AC86
SN74AC86
SN74AC86N
SN74AC86D
SN74AC86DR
SN74AC86PWLE
SN74AC86PWR
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ZL40221 Precision 2:6 LVDS Fanout Buffer with Glitchfree Input Reference Switching and On-Chip Input Termination Data Sheet April 2014 Features Ordering Information ZL40221LDG1 ZL40221LDF1 Inputs/Outputs • Accepts two differential or single-ended inputs
|
Original
|
ZL40221
ZL40221LDG1
ZL40221LDF1
-40oC
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ZL40221 Precision 2:6 LVDS Fanout Buffer with Glitchfree Input Reference Switching and On-Chip Input Termination Data Sheet February 2013 Features Ordering Information ZL40221LDG1 ZL40221LDF1 Inputs/Outputs • Accepts two differential or single-ended inputs
|
Original
|
ZL40221
ZL40221LDG1
ZL40221LDF1
-40oC
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54AC10, SN74AC10 TRIPLE 3ĆINPUT POSITIVEĆNAND GATES SCAS529D − AUGUST 1995 − REVISED OCTOBER 2003 D 2-V to 6-V VCC Operation D Inputs Accept Voltages to 6 V D Max tpd of 6.5 ns at 5 V SN54AC10 . . . J OR W PACKAGE SN74AC10 . . . D, DB, N, NS, OR PW PACKAGE
|
Original
|
SN54AC10,
SN74AC10
SCAS529D
SN54AC10
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54AC10, SN74AC10 TRIPLE 3-INPUT POSITIVE-NAND GATES SCAS529C – AUGUST 1995 – REVISED SEPTEMBER 2002 D D D 2-V to 6-V VCC Operation Inputs Accept Voltages to 6 V Max tpd of 6.5 ns at 5 V SN54AC10 . . . J OR W PACKAGE SN74AC10 . . . D, DB, N, NS, OR PW PACKAGE
|
Original
|
SN54AC10,
SN74AC10
SCAS529C
SN54AC10
SN74AC10
SN74AC10N
SN74AC10D
SN74AC10DR
SN74AC10NSR
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54AC11, SN74AC11 TRIPLE 3ĆINPUT POSITIVEĆAND GATES SCAS532D − AUGUST 1995 − REVISED OCTOBER 2003 D 2-V to 6-V VCC Operation D Inputs Accept Voltages to 6 V D Max tpd of 7.5 ns at 5 V SN54AC11 . . . J OR W PACKAGE SN74AC11 . . . D, DB, N, NS, OR PW PACKAGE
|
Original
|
SN54AC11,
SN74AC11
SCAS532D
SN54AC11
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54AC10, SN74AC10 TRIPLE 3ĆINPUT POSITIVEĆNAND GATES SCAS529D − AUGUST 1995 − REVISED OCTOBER 2003 D 2-V to 6-V VCC Operation D Inputs Accept Voltages to 6 V D Max tpd of 6.5 ns at 5 V SN54AC10 . . . J OR W PACKAGE SN74AC10 . . . D, DB, N, NS, OR PW PACKAGE
|
Original
|
SN54AC10,
SN74AC10
SCAS529D
SN54AC10
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54AC10, SN74AC10 TRIPLE 3ĆINPUT POSITIVEĆNAND GATES SCAS529D − AUGUST 1995 − REVISED OCTOBER 2003 D 2-V to 6-V VCC Operation D Inputs Accept Voltages to 6 V D Max tpd of 6.5 ns at 5 V SN54AC10 . . . J OR W PACKAGE SN74AC10 . . . D, DB, N, NS, OR PW PACKAGE
|
Original
|
SN54AC10,
SN74AC10
SCAS529D
SN54AC10
SN74AC10
SN74AC10N
SN74AC10D
SN74AC10DR
SN74AC10NSR
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54AC10, SN74AC10 TRIPLE 3ĆINPUT POSITIVEĆNAND GATES SCAS529D − AUGUST 1995 − REVISED OCTOBER 2003 D 2-V to 6-V VCC Operation D Inputs Accept Voltages to 6 V D Max tpd of 6.5 ns at 5 V SN54AC10 . . . J OR W PACKAGE SN74AC10 . . . D, DB, N, NS, OR PW PACKAGE
|
Original
|
SN54AC10,
SN74AC10
SCAS529D
SN54AC10
SN74AC10
SN74AC10N
SN74AC10D
SN74AC10DR
SN74AC10NSR
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54AC10, SN74AC10 TRIPLE 3ĆINPUT POSITIVEĆNAND GATES SCAS529D − AUGUST 1995 − REVISED OCTOBER 2003 D 2-V to 6-V VCC Operation D Inputs Accept Voltages to 6 V D Max tpd of 6.5 ns at 5 V SN54AC10 . . . J OR W PACKAGE SN74AC10 . . . D, DB, N, NS, OR PW PACKAGE
|
Original
|
SN54AC10,
SN74AC10
SCAS529D
SN54AC10
independe1995
4040064/F
MO-153
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54AC32, SN74AC32 QUADRUPLE 2ĆINPUT POSITIVEĆOR GATES SCAS528D − AUGUST 1995 − REVISED OCTOBER 2003 D 2-V to 6-V VCC Operation D Inputs Accept Voltages to 6 V D Max tpd of 7.5 ns at 5 V SN54AC32 . . . J OR W PACKAGE SN74AC32 . . . D, DB, N, NS, OR PW PACKAGE
|
Original
|
SN54AC32,
SN74AC32
SCAS528D
SN54AC32
|
PDF
|
SN54AC10
Abstract: SN74AC10 SN74AC10D SN74AC10DBR SN74AC10DR SN74AC10N SN74AC10NSR SN74AC10PW SN74AC10PWR
Text: SN54AC10, SN74AC10 TRIPLE 3ĆINPUT POSITIVEĆNAND GATES SCAS529D − AUGUST 1995 − REVISED OCTOBER 2003 D 2-V to 6-V VCC Operation D Inputs Accept Voltages to 6 V D Max tpd of 6.5 ns at 5 V SN54AC10 . . . J OR W PACKAGE SN74AC10 . . . D, DB, N, NS, OR PW PACKAGE
|
Original
|
SN54AC10,
SN74AC10
SCAS529D
SN54AC10
SN54AC10
SN74AC10
SN74AC10D
SN74AC10DBR
SN74AC10DR
SN74AC10N
SN74AC10NSR
SN74AC10PW
SN74AC10PWR
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54AC10, SN74AC10 TRIPLE 3ĆINPUT POSITIVEĆNAND GATES SCAS529D − AUGUST 1995 − REVISED OCTOBER 2003 D 2-V to 6-V VCC Operation D Inputs Accept Voltages to 6 V D Max tpd of 6.5 ns at 5 V SN54AC10 . . . J OR W PACKAGE SN74AC10 . . . D, DB, N, NS, OR PW PACKAGE
|
Original
|
SN54AC10,
SN74AC10
SCAS529D
SN54AC10
SN74AC10
SN74AC10N
SN74AC10D
SN74AC10DR
SN74AC10NSR
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: SN54AC10, SN74AC10 TRIPLE 3ĆINPUT POSITIVEĆNAND GATES SCAS529D − AUGUST 1995 − REVISED OCTOBER 2003 D 2-V to 6-V VCC Operation D Inputs Accept Voltages to 6 V D Max tpd of 6.5 ns at 5 V SN54AC10 . . . J OR W PACKAGE SN74AC10 . . . D, DB, N, NS, OR PW PACKAGE
|
Original
|
SN54AC10,
SN74AC10
SCAS529D
SN54AC10
SN74AC10
SN74AC10N
SN74AC10D
SN74AC10DR
SN74AC10NSR
|
PDF
|
SN54AC10
Abstract: SN74AC10 SN74AC10D SN74AC10DBR SN74AC10DR SN74AC10N SN74AC10NSR SN74AC10PW SN74AC10PWR
Text: SN54AC10, SN74AC10 TRIPLE 3ĆINPUT POSITIVEĆNAND GATES SCAS529D − AUGUST 1995 − REVISED OCTOBER 2003 D 2-V to 6-V VCC Operation D Inputs Accept Voltages to 6 V D Max tpd of 6.5 ns at 5 V SN54AC10 . . . J OR W PACKAGE SN74AC10 . . . D, DB, N, NS, OR PW PACKAGE
|
Original
|
SN54AC10,
SN74AC10
SCAS529D
SN54AC10
SN54AC10
SN74AC10
SN74AC10D
SN74AC10DBR
SN74AC10DR
SN74AC10N
SN74AC10NSR
SN74AC10PW
SN74AC10PWR
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MON35WÔ2 SlllgC STANDARD MICROSYSTEMS CORPORATION Hardware Monitoring 1C - l2C Interface Only FEATURES • • M onitoring Items 3 Thermal Inputs From Remote Therm istors or 2N3904 NPN-type Transistors or Pentium II Deschutes thermal diode output 6 Voltage Inputs
|
OCR Scan
|
MON35WÃ
2N3904
|
PDF
|
SRQ10
Abstract: No abstract text available
Text: 74ACT11898 10-BIT PARALLEL-OUT SERIAL SHIFT REGISTER D3644. OCTOBER 1990-R EV ISE D APRIL1993 DW OR N PACKAGE TOP VIEW Inputs Are TTL-Voltage Compatible AND-Gated (Enable/Disable) Serial Inputs Fully Buffered Clock and Serial Inputs 1 2 3 4 5 6 7 qf [ 8
|
OCR Scan
|
74ACT11898
10-BIT
D3644.
1990-R
APRIL1993
500-mA
300-mil
SRQ10
|
PDF
|
54HC165
Abstract: 4HC165
Text: SN54HC165, SN74HC165 PARALLEL LOAD 8-BIT SHIFT REGISTERS D2684. DECEMBER 1982-REVISED SEPTEMBER 1987 Complementary Outputs S N 5 4 H C 1 6 5 . . . J PACKAGE S N 7 4 H C 1 6 5 . . . D OR N PACKAGE Direct Overriding Load Data Inputs (TOP VIEW } Gated Clock Inputs
|
OCR Scan
|
SN54HC165,
SN74HC165
D2684.
1982-REVISED
300-m
gis150
SN74H
54HC165
4HC165
|
PDF
|
LS164
Abstract: SN54ALS164 TE 2162
Text: PRODUCT PREVIEW SN 54A LS164, SN 74 A LS1 64 8-BIT PARALLEL OUT SERIAL SHIFT REGISTERS 0 2 6 6 1 . A P R IL 1 9 8 2 - R E V IS E D M A Y 1 9 8 6 SN54ALS164 . . . J PACKAGE SN74ALS164 . . . D OR N PACKAGE • AND-Gated Enable/Disable Serial inputs • Fully Buffered Clock and Serial Inputs
|
OCR Scan
|
LS164,
300-m
SN54ALS164
SN74ALS164
SN54ALS164
SN74ALS164
LS164
TE 2162
|
PDF
|
54164
Abstract: IC 74164
Text: SN54164, SN 54LS164, SN74164, S N 74LS164 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS MAR C H 1 9 7 4 - REVISED M AR C H 1988 Gated Serial Inputs S N 5 4 1 6 4 , S N 54 L S 1 6 4 . . . J OR W PACKAGE • Fully Buffered Clock and Serial Inputs S N 7 4 1 6 4 . . . N PACKAGE
|
OCR Scan
|
SN54164,
54LS164,
SN74164,
74LS164
54164
IC 74164
|
PDF
|
54164
Abstract: No abstract text available
Text: SN54164, SN54LS164. SN74164, SN74LS164 8 BIT PARALLEL OUT SERIAL SHIFT REGISTERS M ARCH 1974 - REVISED M AR CH 1988 • Gated Serial Inputs SN 54164, SN 54LS164 . . . J OR W PACKAG E SN 74164 . . . N PACKAG E S N 7 4 L S 1 6 4 . . . D OR N P A C K A G E • Fully Buffered Clock and Serial Inputs
|
OCR Scan
|
SN54164,
SN54LS164.
SN74164,
SN74LS164
54LS164
LS164
54164
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MOTOROLA SEMICONDUCTOR TECHNICAL DATA Quad 2 -In p u t OR G ate w ith LSTTL-C om patible Inputs M C54/74HCT32A High-Performance Silicon-Gate CMOS J SUFFIX CERAM IC PACKAGE CASE 6 3 2 -0 8 The MC54/74HCT32A may be used as a level converter for interfacing TTL or NMOS outputs to H igh-S peed CMOS inputs.
|
OCR Scan
|
MC54/74HCT32A
HCT32A
C54/74HCT32A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54HC165, SN74HC16S PARALLEL LOAD 8 BIT SHIFT REGISTERS D 26B 4, DECEMBER 1 9 8 2 -R E V IS E D SEPTEMBER 1987 Complementary Outputs S N 5 4 H C 1 6 6 - . J P AC KA G E SN 74H C 165 D OR N P AC KAG E • Direct Overriding Load Data Inputs • Gated Clock Inputs
|
OCR Scan
|
SN54HC165,
SN74HC16S
300-mil
SN54H
|
PDF
|