5FLBFL45B Search Results
5FLBFL45B Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
OTP-e
Abstract: TEMIC NEC protocol
|
OCR Scan |
TSS461C TSS461C ISO/11519-3. Thi15 Sfibfi45b OTP-e TEMIC NEC protocol | |
ITT 435-1Contextual Info: S iW H S electronic June 1992 HM 65798 HI-REL DATA SHEET_ 64 k x 4 HIGH SPEED CMOS SRAM FEATURES . TTL COMPATIBLE INPUTS AND OUTPUTS • FAST ACCESS TIME : 25*/35/45/55 ns . LOW POWER CONSUMPTION ACTIVE: 660 mW STANDBY : 190 mW . WIDE TEMPERATURE RANGE : - 55°C TO + 125°C |
OCR Scan |
||
MG1140E
Abstract: 000GATES
|
OCR Scan |
||
IC 3-8 decoder 74138 pin diagram
Abstract: full adder using ic 74138 circuit diagram for IC 7483 full adder 7483 4 bit binary full adder circuit diagram for 7483 ic 7442 encoder ttl ic 7485 transistor KD 617 0850R 74283 IC pin diagram FOR 8 BIT BINARY MB5000
|
OCR Scan |
0850RT 1300RT 2000RT 2700RT 3200RT 4000RT 5000RT 6600RT 7500RT D4401 IC 3-8 decoder 74138 pin diagram full adder using ic 74138 circuit diagram for IC 7483 full adder 7483 4 bit binary full adder circuit diagram for 7483 ic 7442 encoder ttl ic 7485 transistor KD 617 0850R 74283 IC pin diagram FOR 8 BIT BINARY MB5000 | |
HM65664A
Abstract: 65664A MATRA MHS HM* 28 pins SOIC pack
|
OCR Scan |
5664A bfl45b 5664A/Rev HM65664A 65664A MATRA MHS HM* 28 pins SOIC pack | |
Contextual Info: electronic June 1992 M 67203 HI-REL DATA SHEET 2k X 9 CMOS PARALLEL FIFO FEATURES . FIRST-IN FIRST-OUT DUAL PORT MEMORY . FAST ACCESS TIME : 35 TO 55 ns . . EMPTY, FULL AND HALF FLAGS IN SINGLE DEVICE MODE WIDE TEMPERATURE RANGE : - 55°C TO + 125°C . RETRANSMIT CAPABILITY |
OCR Scan |
||
Contextual Info: - N k A J C BiihiiB i v n a electronic June 1992 ASIC HI-REL DATA SHEET MCM COMPOSITE ARRAYS FEATURES . SUPER CMOS TECHNOLOGY -1 urn DRAWN - 2 METAL LAYERS . SILICON GATE 0.8 nm EFFECTIVE CHANNEL LENGTH 150 MHz TYPICAL TOGGLE FREQUENCY RAM 64 K bit, 29 ns CYCLE TIME |
OCR Scan |
16x16 32x32 64x64 | |
Shared resource arbitrationContextual Info: miMHS PRELIMINARY March 1994 L 67005 DATA SHEET 8 KX 8 CMOS DUAL PORT RAM 3.3 VOLT FEATURES VERSATILE PIN SELECT FOR MASTER OR SLAVE: - M/S= H FOR BUSY OUTPUT FLAG ON MASTER - M/S = L FOR BUSY INPUT FLAG ON SLAVE INT FLAG FOR PORT TO PORT COMMUNICATION FULL HARDWARE SUPPORT OF SEMAPHORE |
OCR Scan |
7005V 6700Sffiev hfl45b Shared resource arbitration | |
MHS CMSContextual Info: C TSC8051A30 S e m i c o n d u c t o r s CMOS Single Chip 8-bit Microcontroller with VAN Controller Description The TSC8051A30 is a stand alone, high performance CMOS microcontroller designed for use in automotive and industrial applications. The TSC8051A30 retains all features o f the MHS 80C51 |
OCR Scan |
TSC8051A30 TSC8051A30 80C51 10-source Sflbfl45b MHS CMS | |
Contextual Info: T em ic 7508B/7509B MATRA MHS Single Rail CODEC Description 7508B p-law and 7509B (A-law) are CMOS devices containing companding CODEC and PCM voice filters on a single chip. An important feature is the operation with only a single + 5V power supply, which is useful for ISDN |
OCR Scan |
7508B/7509B 7508B 7509B 5flb645b | |
Contextual Info: Tem ic 80C31/80C51 MATRA MHS CMOS 0 to 42 MHz Single-Chip 8 Bit Microcontroller Description MHS’s 80C31 and 80C51 are high performance SCMOS versions of the 8031/8051 NMOS single chip 8 bit iC. The fully static design of the MHS 80C31/80C51 allows to reduce system power consumption by bringing the |
OCR Scan |
80C31/80C51 80C31 80C51 80C31/80C51 80C51C 80C51T | |
Contextual Info: T emic 80C32/80C52 S e m i c o n d u c t o r s CMOS 0 to 44 MHz Single Chip 8-bit Microntroller Description TEMIC’s 80C52 and 80C32 are high performance CMOS versions of the 8052/8032 NMOS single chip 8 bit J.C. The fully static design of the TEMIC 80C52/80C32 |
OCR Scan |
80C32/80C52 80C52 80C32 80C52/80C32 80C32 80C52 80C32/ant CQFP44 | |
Contextual Info: Tem ic HM 65664A MATRA MHS 8 K x 8 Ultimate CMOS SRAM Description The HM 65664A is a very low power CMOS static RAM organized as 8192 x 8 bit. It is manufactured using the MHS high performance CMOS technology named super CMOS. current typical value = 0.1 nA with a fast access time at |
OCR Scan |
5664A 5664A 0QD53L | |
CQFP44Contextual Info: T emic 83C154D Semi conduct ors CMOS 0 to 30 MHz Single Chip 8-bit Microcontroller Description The TEMIC 83C154D retains all the features o f the TEMIC 80C52 with extended ROM capacity 32 K bytes , 256 bytes of RAM, 32 I/O lines, a 6-source 2-level interrupts, a full duplex serial port, an on-chip oscillator |
OCR Scan |
83C154D 83C154D 80C52 83C154DC 83C154DT CDIL40 CQFP44 CQFP44 | |
|
|||
Contextual Info: Temic TSM65686 Semiconductors 16Kxl6 Ultimate SRAM Description The TSM65686 is a very low power CMOS static RAM organized as 16384. 8. 2 bits. It is manufactured using a high performance CMOS technology. With this process, TEMIC is the first to bring solutions for |
OCR Scan |
TSM65686 16Kxl6 TSM65686 A14-A0 D15-D0 5flbfl45b 00Db42B | |
Contextual Info: d a ta s h e e t_M 67201 A /M 6 7 2 0 2 A 512x9 & 1K x 9 CMOS PARALLEL FIFO FEATURES . • . ■ FIRST-IN FIRST-OUT DUAL PORT MEMORY 512 x 9 ORGANISATION M 67201 A 1024 x 9 ORGANISATION (M 67202A) FAST ACCESS TIME 20*, 25, 35, 45, 55 NS, COMMERCIAL, |
OCR Scan |
512x9 7202A) 67201AL/202AL 67201AV/202AV 7201A/M 7202A/Rev | |
Contextual Info: M ill PRELIMINARY DATA SHEET_ HM 65688A 16 K x 4 ULTIMATE CMOS SRAM FEATURES . ACCESS TIME COMMERCIAL : 35/45 ns max MILITARY/INDUSTRIAL : 45/55 ns (max) . VERY LOW POWER CONSUMPTION ACTIVE : 175.0 mW (typ) STANDBY : 0.5 |lW (typ) |
OCR Scan |
5688A 5688A 5688A/Rev Sflb04Sb GDD327b | |
80c51/31 MHSContextual Info: October 1992 IlM l 80C31/80C51 DATASHEET CMOS SINGLE-CHIP 8 BIT MICROCONTROLLER 80C31/80C51-L : 0 TO 6 MHz WITH 2.7 V < Vcc < 6 V 80C51F : 80C51 WITH PROTECTED ROM 80C31/80C51:0 TO 12 MHz 80C31/80C51-1: 0 T 0 16 MHz 80C31-S/80C51-S : 0 TO 20 MHz FEATURES • |
OCR Scan |
80C31/80C51 80C31/80C51-L 80C51F 80C51 80C31/80C51 80C31/80C51-1: 80C31-S/80C51-S 80C51) 80C31 80c51/31 MHS | |
Contextual Info: Tem ic L 67130/L 67140 MATRA MHS 1 K x 8 CMOS Dual Port RAM 3.3 Volt Introduction The L 67130/67140 are very low power CMOS dual port static RAMs organized as 1024 x 8. They are designed to be used as a stand-alone 8 bits dual port RAM or as a combination MASTER/SLAVE dual port for 16 bits or |
OCR Scan |
67130/L SCC9000 | |
Contextual Info: Tem ic TSC87C52 Semiconductors CMOS 0 to 33 MHz Programmable 8-bit Microcontroller Description TEMIC’s TSC87C52 is high performance CMOS EPROM version of the 80C52 CMOS single chip 8 bit microcontroller. The fully static design of the TSC87C52 allows to |
OCR Scan |
TSC87C52 TSC87C52 80C52 87C52 PDIL40 TQFP44 CQPJ44 | |
Contextual Info: Tem ic 29C93A MATRA MHS ECMA102/V110 Terminal Rate Adaptor Circuit TRAC Description The 29C93A is a Terminal Rate Adaptor Circuit (TRAC) performing speed adaptation between synchronous/asynchronous V24 terminals through ISDN 64 kbps “B” channel. The TRAC can be connected to “B” channel using a |
OCR Scan |
29C93A ECMA102/V110 29C93A Sflbfl45b D00E77fl | |
LA 5756
Abstract: MATRA MHS HM* 28 pins SOIC pack j32-1
|
OCR Scan |
HM-65756 LA 5756 MATRA MHS HM* 28 pins SOIC pack j32-1 | |
65162
Abstract: transistor fn 1016
|
OCR Scan |
fl45b 65162 transistor fn 1016 | |
A13FContextual Info: K M fi electronic June 1992 HM 65790 HI-REL DATA SHEET 16 k X 4 HIGH SPEED CMOS SRAM SEPARATE I/O FEATURES FAST ACCESS TIME : 25/35 /45/55 ns LOW POWER CONSUMPTION ACTIVE : 267 mW typ STANDBY : 75 mW (typ) TTL COMPATIBLE INPUTS AND OUTPUTS ASYNCHRONOUS CAPABLE OF WITHSTANDING GREATER THAN |
OCR Scan |
Sflbfl45b A13F |